EdXact Releases Version 5.3 of Jivaro reduction platform

First industrial solution to reduce active components

May 24, 2012 -- Grenoble, France -- Backend verification specialist EdXact SA today announces the availability of a new version of Jivaro™, version 5.3. The upgrade has been released for its Jivaro-D product. The tool received a host of new features and new abilities. One of the major product innovations includes the reduction of active components.

EdXact's Jivaro reduction platform allows designers to reduce the burden on post-layout simulation time and memory footprint that comes along with the back-annotation of layout parasitics into the netlist. Since 2005 Jivaro has been in industrial usage by major semiconductor companies, out of which selected partners have participated in beta testing the new features.

Until version 5.2, Jivaro was dedicated to the reduction of passive components, such as resistors, capacitors, inductors, and controlled current and voltage sources. Version 5.3 now can reduce the impact of active components, such as transistors.

Typically Jivaro is used for spice-based simulations of post-layout transistor- and gate-level netlists, which need to be carried out with good accuracy and therefore need to incorporate parasitic effects. Users of Jivaro generally use advanced technology nodes reaching from 90nm down to 22nm. Industrial applications are memory blocks, analog IPs, RF blocks, mixed-signal circuits, high-speed interfaces, ADC, image sensors and their interfaces and others. 

On top of the inclusion of new and innovative algorithms, Jivaro™ has been integrated into Alps™, EdXact's Graphical User Environment, and has received a very tight link into Cadence's design framework. This link allows designers to generate extracted views for designs that are generally too big to deal with natively.

About EdXact

Founded in 2004, EdXact SA focuses on electronic design tools aimed at physical verification tasks. EdXact’s innovative model order reduction technology helps to accelerate extensive backend verifications in complex IC design cycles. EdXact is headquartered in Grenoble area, France with sales offices in Japan, Korea and Taiwan.

For additional information: http://www.edxact.com





Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise