AMIQ: Come and learn about our code development and analysis tools in Booth #1804 at DAC

You are invited to visit us at DAC
June 3-7, 2012 in San Francisco at the Moscone Center
Booth # 1804

With DAC – the premier event for the EDA industry – almost here, we hope to include AMIQ EDA on the list of exhibitors you want to visit. We will be showing our code development and analysis tools that help improve design and verification productivity, enabling you to complete your projects faster. Here are a few highlights:

Design and Verification Tools (DVT) Eclipse IDE

  • Increases the speed and quality of code development
  • Simplifies legacy code maintenance
  • Lowers language and methodology learning curve

DVT Eclipse, the first Integrated Development Environment (IDE) for e, SystemVerilog, and VHDL, is built upon the Eclipse platform and comprises an IEEE standard-compliant parser, a smart code editor, and a complete suite of tools that help with code readability, navigation, documentation, and debugging. It integrates with all major simulators, revision control systems, and bug tracking engines. DVT Eclipse supports UVM, OVM, and VMM and provides advanced capabilities like project and code templates, dedicated wizards, construct autocomplete, simulation log recognition, and UVM/OVM compliance checking.

Download DVT datasheet

Verissimo SystemVerilog Testbench Linter

  • Improves testbench code reliability, functionality, and maintainability
  • Enables verification groups to implement best coding practices and their own specific guidelines.
  • Reduces code maintenance costs

The Verissimo linter performs a thorough static analysis of the source code and signals improper language, semantic, and styling usage, as well as verification methodology violations. It includes a comprehensive library of generic SystemVerilog and UVM/OVM checks. Verissimo also allows users to customize their own rule sets by selecting from the hundreds of built-in checks those that match better their needs, or create new rules according to their requirements by using a dedicated Java API. Verissimo can run standalone in batch mode or integrate with the DVT Eclipse IDE. Users can easily read the linter's error and warning messages in the DVT GUI, as well as filter them by category, severity, and source location; or jump directly to the problematic source code using DVT's navigation capabilities such as hyperlinks.

Download Verissimo datasheet

We look forward to seeing you at DAC.

The AMIQ EDA team

 




Review Article Be the first to review this article
Aldec

Featured Video
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy