Cadence to Keynote, Present Papers at ISQED

SAN JOSE, CA -- (MARKET WIRE) -- Mar 19, 2012 -- Tom Beckley, senior vice president of Research and Development, Custom IC and Signoff, Silicon Realization Group at Cadence Design Systems, Inc, (NASDAQ: CDNS), will deliver a keynote on advanced node chip design at the International Symposium on Quality Electronic Design (ISQED). In addition, Cadence engineers will participate in two paper presentations at the conference.

WHEN: March 19 to March 21

WHERE: Techmart Center, Santa Clara, Calif.

WHAT: Beckley, who leads R&D for Cadence custom IC and signoff technology, will deliver a keynote on, "Taming the Challenges in Advanced Node Design" at 8:15 a.m. March 20.

At 2:30 p.m. March 20, Cadence will join representatives of the IBM Semiconductor Research and Development Center to deliver a paper titled, "Understanding, Modeling, and Detecting Pooling Hotspots in Copper CMP."

At 5:30 p.m. March 20, Sachin Shrivastava and Harindranath Parameswaran from Cadence will deliver a paper titled, "Efficient Reduction Techniques for Statistical Model Generation of Standard Cells."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., in the United States and other countries. All other marks and names are the property of their respective owners

 

Add to Digg Bookmark with del.icio.us Add to Newsvine

 

For more information, please contact:
Dean Solov
Cadence Design Systems
408.944.7226

Email Contact 





Review Article Be the first to review this article
SI2

AMIQ: dvteclipse

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
ClioSoft
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy