Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield

WILSONVILLE, Ore. — (BUSINESS WIRE) — March 8, 2012 —  Mentor Graphics Corporation(NASDAQ: MENT) today announced that a new flow developed for GLOBALFOUNDRIES by the Mentor® Consulting Division (MCD) using the  Calibre® suite of tools has demonstrated the ability to improve incoming design yield. A silicon experiment performed by GLOBALFOUNDRIES and Mentor resulted in a significant yield increase on a test chip after the integrated flow made automatic design-for-manufacturing (DFM) improvements using multiple Calibre tools for analysis and direct modification to the GDS layout database. The flow, which is available to GLOBALFOUNDRIES customers for 45/40 and 32/28 nm processes, features rapid turnaround time for full-chip designs, maintains design performance specifications, and helps ensure that the results are DRC clean by immediately verifying all changes during the modification process.

“We are extremely pleased with the work that MCD has done to engineer a flow customized for GLOBALFOUNDRIES that helps us easily and quickly make DFM improvements to our customers’ designs, which will boost yield without impacting performance or introducing DRC errors,” said Luigi Capodieci, director of DFM/CAD and R&D fellow at GLOBALFOUNDRIES. “We also like that the flow is highly modular and scalable, which allows us to easily move it to new processes and to extend it to address additional DFM issues as we uncover new design-based yield limiters.”

The new GLOBALFOUNDRIES flow is a result of an engagement under MCD’s Yield Enhancement Services (YES) offering. The Mentor engineers worked directly with GLOBALFOUNDRIES engineers to understand their exact requirements and to build a solution that takes maximum advantage of the integrated  Calibre tool suite. The flow quickly filters the design database to identify areas that require DFM improvement, to apply needed enhancements, and immediately recheck the modified layout to ensure that the changes do not introduce DRC violations or other issues. The flow employs the Calibre nmDRC, Calibre YieldAnalyzer, and Calibre YieldEnhancer tools to automatically perform metal widening, via doubling, and via enclosure improvements, including support for rectangular vias. These modifications have resulted in significant increases in silicon yield. Because the analysis is done very efficiently and operates directly on the GDS database, turnaround time is fast, even for complex full-chip designs.

Results were validated by direct comparison of test silicon with the Mentor  test and yield analysis tools, including Tessent® TestKompress®, Tessent Diagnosis and Tessent YieldInsight®. Test failures were traced back to layout locations and the root cause was determined using physical failure analysis to correlate the failures to specific design-based limiters that could be eliminated using DFM enhancements. The GLOBALFOUNDRIES solution is user friendly, allowing their customers to select and deselect specific enhancements through a simple user interface. It is also easily adaptable to new technologies and process nodes. For example, the flow was ported from 32/28 to 45/40 nm in a matter of a few days.

“MCD is all about helping Mentor customers get the maximum benefit from our technologies,” said Paul Hofstadler, vice president and general manager of Mentor’s worldwide consulting division. “Our model is to partner closely with our customers and translate their unique requirements into an operational and scalable solution. These solutions are constructed to allow our customers to autonomously extend and improve the solution as their technology evolves. The GLOBALFOUNDRIES Yield Improvement flow is a great example of this philosophy brought to reality in a sophisticated production environment.”

Mentor and GLOBALFOUNDRIES will present a joint seminar on yield optimization at the upcoming DATE conference on March 14, 2012, in Dresden, Germany. Learn more at

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $1,015 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

(Mentor Graphics, Mentor, Calibre, Tessent, TestKompress and YieldInsight are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)




Mentor Graphics
Sonia Harrison, 503-685-1165
Email Contact
Gene Forte, 503-685-1193
Email Contact


Review Article Be the first to review this article
Featured Video
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for intersil at Morrisville, NC
Applications Engineer for intersil at Palm Bay, FL
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise