John Aynsley Is First to Receive Accellera Systems Initiative Technical Excellence Award

SAN JOSE, CA -- (MARKET WIRE) -- Feb 24, 2012 -- DVCon -- Accellera Systems Initiative™ announced today that John Aynsley, a member of the IEEE 1666 SystemC™ Language Standard Working Group, is the first recipient of the Accellera Systems Initiative Technical Excellence Award. The Award is being presented at the Design & Verification Conference ( DVCon) on Accellera Systems Initiative Day, February 27, 2012 at the DoubleTree Hotel in San Jose, California. The Award recognizes the outstanding achievements John has made to the organization's SystemC standardization efforts.

"SystemC is an established high-level modeling language," remarked Shishpal Rawat, Accellera Systems Initiative chair. "John's contributions to the SystemC language span the full range of the language and have significantly improved the quality of what is now known as IEEE 1666-2011. Because of his longstanding dedication, John has become known as Mr. SystemC and is seen as a great asset to our community."

"It is a great honor to be recognized by industry peers who participated with me in the OSCI, IEEE and Accellera Systems Initiative standards organizations," said John Aynsley, CTO, Doulos. "I plan to continue contributing and collaborating on further development of the SystemC standard and its related modeling standards."

Most recently, John served as technical lead and author of the IEEE Standard 1666-2011 SystemC Language Reference Manual and implemented the 1666-compliance regression test suite for the Accellera Systems Initiative proof-of-concept SystemC simulator. He also co-authored the IEEE Standard 1666-2005 SystemC Language Reference Manual and authored the Open SystemC Initiative™ (OSCI™) Transaction-Level Modeling (TLM) 2.0 Language Reference Manual.

John Aynsley graduated from Durham University, England, with a degree in Mathematics. He has spent his entire career working in EDA, specializing in hardware description and verification languages. In 1991, John became the co-founder and CTO of Doulos, where he has delivered over 1,000 days of customer training over a 20-year period.

About Accellera Systems Initiative's Technical Committees
Accellera Systems Initiative Technical Committees produce effective and efficient Electronic Design Automation (EDA) and Intellectual Property (IP) standards for today's advanced IC designs. Participants include member companies and industry contributors. Technical contributors typically have many years of practical experience with IC design and developing and using EDA tools. For a list of Accellera Systems Initiative Technical Committees, please click here.

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit For membership information, please email Email Contact.

About DVCon
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an organization focused on the creation and adoption of EDA and IP standards. For more information, please visit
For more information about DVCon, please visit Follow @dvcon on Twitter or to comment, please use #dvcon.

Note to Editors
A photo is available on request.

Accellera, Accellera Systems Initiative, SystemC, OSCI, and Open SystemC Initiative are trademarks of Accellera Systems Initiative Inc.
All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

Press Contact 
Georgia Marszalek
ValleyPR LLC for Accellera Systems Initiative
+1 650-345-7477

Email Contact 

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy