Cadence to Showcase Advanced Verification at DVCon 2012

SAN JOSE, CA -- (MARKET WIRE) -- Feb 22, 2012 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, will showcase its advanced verification technologies and methodologies at DVCon 2012.

WHEN: Feb. 27 to March 1

WHERE: DoubleTree Hotel, San Jose

WHAT: Cadence will demonstrate its technology, deliver papers and participate in tutorials and a panel discussion throughout the four-day DVCon 2012, a leading trade show focused on verification. Cadence experts will be available at Booth #1102 to discuss the latest technologies and methodologies.

Members of the Cadence team will participate in:

 

  • Accellera-Sponsored Tutorials
    • Feb. 27 -- Extending Fixed Subsystems at the TLM Level -- Experiences from the FPGA World
    • Feb. 27 -- UVM: Ready, Set, Deploy
    • Feb. 27 -- Introduction to Unified Coverage Interoperability Standard
    • March 1 -- Using Apps to Take Formal Analysis Mainstream

  • Cadence-Sponsored Lunch Tutorial: Earn Your Degree in the Low-Power Arts and Sciences, Feb. 28

  • Panel: Build or Buy: Which is the Best Practice for Hardware-assisted Verification? Feb. 29

  • Conference papers: Feb. 28
    • 131-WH864: The Case for Low-Power Simulation-to-Implementation Equivalence Checking -- Cadence
    • 131-TO356: Register This! Experiences Applying UVM Registers -- Cadence
    • 131-PD272: Hardware/Software co-verification using Specman and SystemC with TLM ports -- PMC-Sierra
    • 131-ZS887: Yikes! Why is My SystemVerilog Testbench So Slooooow? Cadence with IBM
    • 131-HW244: Shaping Formal Traces without Constraints: A Case Study in Closing Code Coverage on a Crypto Engine using Formal Verification -- Ubicorn
    • 131-VI576: From Spec to Verification Closure: a case study of applying UVM-MS for first pass success to a complex Mixed-Signal SoC design -- Maxim

  • Conference papers: Feb. 29
    • 131-UE177: Memory Debugging of Virtual Platforms with TLM 2.0 -- Cadence
    • 131-CS172: Bringing Continuous Domain into SystemVerilog Covergroups -- Cadence

  • Booth demos including low-power verification with UVM SystemVerilog, simplified coverage visualization and management, verification IP, and FPGA-based prototyping.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., in the United States and other countries. All other marks and names are the property of their respective owners

 

Add to Digg Bookmark with del.icio.us Add to Newsvine

 

For more information, please contact:
Dean Solov
Cadence Design Systems
408.944.7226

Email Contact 





Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise