Mentor Graphics Drives Broader Adoption of UVM

WILSONVILLE, Ore. — (BUSINESS WIRE) — February 22, 2012Mentor Graphics Corporation (NASDAQ: MENT) today announced expanded support for the Universal Verification Methodology (UVM). The UVM delivers productivity gains made possible by reuse in functional verification. For verification teams with minimal exposure to UVM, the first step to implement a UVM-based verification environment is simply getting started. To facilitate that first step, Mentor introduces UVM Express, a way to progressively adopt a UVM methodology. Other verification teams have an established UVM-based verification environment, but are challenged to move their trusted verification approach up in abstraction where a new level of system verification can be achieved. For those verification teams, Mentor introduces UVM Connect, which provides standard TLM 1.0 and TLM 2.0 connectivity between models written in SystemC and UVM SystemVerilog.

“Mentor continues to see massive interest in UVM, and we are committed to leading the effort to make UVM an integral part of every functional verification flow,” said John Lenyo, vice president and general manager of the Design Verification Technology division at Mentor Graphics. “For verification teams using UVM for the first time, UVM Express makes getting started easy and intuitive, and extends rapid productivity gains to a broader scope of design projects. With UVM Connect, we’ve created a link between abstraction levels that enables design and verification engineers to take advantage of each level’s best features without sacrificing the ability to reuse work.”

About UVM Express

Verification teams often have time and budget constraints that make adoption of new methodologies difficult. These teams are exactly the kind of teams that the UVM is meant to help, but the first step towards adoption is currently too high. UVM Express provides a way to build the testbench environment, a way to raise the abstraction level, a way to check the quality of tests and a way to think about writing tests. Each of the steps outlined for UVM Express is a reusable piece of verification infrastructure. These UVM Express steps are a way to progressively adopt a UVM methodology, while getting verification productivity and verification results at each step.

Using UVM Express is not a replacement for full UVM, but instead enables full UVM migration or co-existence at any time. UVM Express helps everyone, regardless of their experience level, to accelerate time to success.

About UVM Connect

As design teams move to higher levels of abstraction for system-level architectural exploration and definition, the need for efficient and reusable functional models becomes imperative. Design and verification teams work with a plethora of functional models sourced in different design languages, primarily SystemC and SystemVerilog, where the choice of language is made in order to exploit the advantages of the native language. By facilitating cross-language communication via standard transaction level modeling (TLM) interfaces, UVM Connect allows for the reuse of SystemC architectural models as reference models in SystemVerilog verification, and expands the inventory of Verification IP (VIP) by making it easier to integrate off-the-shelf VIP. It lets verification teams maximize productivity in a mixed-language, mixed-tool environment by using either SystemC or SystemVerilog to implement key pieces of their testbench and provides direct access to UVM state and control flow from outside SystemVerilog.

Availability

UVM Express and UVM Connect functionality is available immediately and can be downloaded from the Mentor Verification Academy website: http://verificationacademy.com/. Verification Academy modules on using UVM—UVM Express and UVM Advanced—as well as additional training material and online documentation are also available on the Verification Academy website.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

(Mentor Graphics and Mentor are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)



Contact:

Mentor Graphics
Carole Dunn, 503-685-4716
Email Contact
or
Ry Schwark, 503-685-1660
Email Contact




Review Article Be the first to review this article
CST: Webinar

Aldec

Featured Video
Jobs
Electrical Engineer III for Honeywell International at Albuquerque, New Mexico
Upcoming Events
EDAPS 2018 at TAJ CHANDIGARH SECTOR 17A Chandigarh India - Dec 16 - 18, 2018
VLSID 2019 at Delhi India - Jan 5 - 9, 2019
CES 2019 at Las Vegas NV - Jan 8 - 11, 2019
GeoBuiz Summit 2019 at San Francisco CA - Jan 14 - 15, 2019
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise