Accellera Systems Initiative Announces IEEE 1666(TM) SystemC(TM) Language Standard for Electronic System-Level Design Is Available for Download at No Charge

NAPA, CA -- (MARKET WIRE) -- Feb 21, 2012 -- The Accellera Systems Initiative™ announced today that the IEEE Standards Association (IEEE-SA), a globally recognized standards-setting body within the IEEE, now offers the latest version of the IEEE 1666™ "Standard SystemC Language Reference Manual," for download at no charge, as part of the IEEE Get program.

Announced by the IEEE-SA in November 2011, the revised version of the IEEE 1666 specifies the SystemC™ standard, a high-level design language used in the design and development of electronic systems. The new version encompasses many enhancements, notably support for Transaction-Level Modeling (TLM), a critical approach to enable high level and more efficient design of complex ICs and SoCs.

Beginning immediately, companies, universities, research institutions, and individuals worldwide can freely access the standard and develop applications for SystemC-based tools and technologies. The IEEE 1666 is available as a PDF formatted document. To download a copy, please visit http://standards.ieee.org/about/get/index.html#get1666.

"We continue to work with the IEEE to make approved EDA and IP standards available," said Shishpal Rawat, chair of Accellera Systems Initiative. "Through the IEEE Get Program, we provide valuable standards documentation at no cost to the worldwide electronics industry community to support and foster electronic design innovation."

"Systems designers and architects are faced with complex challenges that are a hybrid between hardware and software," said Judith Gorman, managing director of IEEE-SA. "The sheer complexity of today's SoCs and the demand for IP reuse make the need for standardized interoperability, collaboration and exchange of information a necessity to promote innovation. Through our ongoing Get Programs, electronic industry stakeholders can freely access the latest versions of popular standards like IEEE 1666."

In December 2011, Accellera™ and the Open SystemC Initiative™ (OSCI™) merged to form Accellera Systems Initiative. The new organization leverages the complementary efforts of both organizations and is chartered to create comprehensive system-level and semiconductor design standards to benefit the electronic design community by facilitating efficient collaboration among its worldwide members.

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development, and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please email Email Contact.

Acronyms
EDA - Electronic Design Automation
IC - Integrated Circuit
IEEE-SA - IEEE Standards Association
IP - Intellectual property
SoC - System-on-Chip
TLM - Transaction-Level Model

Accellera, Accellera Systems Initiative, Open SystemC Initiative SystemC, and OSCI, are trademarks of Accellera Systems Initiative Inc. All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact 
Georgia Marszalek
ValleyPR LLC
+1 650-345-7477

Email Contact 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy