AWR Expands Patent Portfolio and Receives Patent for Automatic Creation of Vias in Electrical Circuit Design
|
  • | Rate | Review | More EDA News

  • EL SEGUNDO, Calif. — (BUSINESS WIRE) — February 7, 2012AWR Corporation, the innovation leader in high-frequency EDA software, has been issued a US Patent by the United States Patent and Trademark Office for “automatic creation of vias in electrical circuit design.” Issued on December 27, 2011, patent number 8,086,991 addresses a methodology of creating and detecting crossings of conductive traces on different layers of an integrated circuit or printed circuit board.

    “By connecting traces on different layers using automatically created via structures so as not to short circuit other net traces, errors are eliminated and design cycles reduced when compared to a manual design scheme of inserting via connections,” commented Dr. Joseph Pekarek, AWR founder and inventor.

    The original patent application was filed on July 25, 2008, and the related feature has been available within AWR’s microwave & RF circuit design environments of Microwave Office™ and Analog Office® from that timeframe onward as part of the more commonly marketed iNets™ technology. AWR’s entire patent portfolio can be seen on line at www.awrcorp.com/patents.

    About AWR

    AWR, the innovation leader in high-frequency EDA software, dramatically reduces development time and cost for products employed in wireless, high-speed wired, broadband, aerospace and defense, and electro-optical applications. For more information, visit www.awrcorp.com.

    Visit AWR at: AWR.TV, AWR Blogs, RSS, Facebook, Twitter, YouTube, and LinkedIn

    © Copyright 2012 AWR Corporation. All rights reserved. AWR is a National Instruments Company. AWR, the AWR logo and Analog Office are registered trademarks of AWR Corporation. Microwave Office and iNets are trademarks of AWR Corporation. Other product and company names listed are trademarks or trade names of their respective companies.



    Contact:

    AWR Corporation
    Sherry Hess
    Vice President of Marketing
    310-726-3000
    Email Contact




    Review Article Be the first to review this article
    Calypto Low Power Whitepaper

    Atrenta Spring Clean!


     Featured Video
     Editorial
     Jobs
    Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
    Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
    Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
     Upcoming Events
    EDA Consortium 2012 Spring Members Meeting at Silicon Valley Bank 3005 Tasman Drive Santa Clara CA - May 31, 2012
    DAC 2012 at San Francisco CA - Jun 3 - 7, 2012
    AMIQ
    Calypto:Empowering the Next Level of Design



    Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
    +1 (408) 850-9246 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy Policy