Aldec and SynthWorks: OS-VVM: Open Source - VHDL Verification Methodology, Jan. 26

Date: Thursday, January 26, 2012
 

(Europe) Time: 3:00 PM - 4:00 PM CET

(US) Time: 11:00am – 12:00pm PST

To register, please visit aldec.com/events.

Open Source - VHDL Verification Methodology (OS-VVM ) provides advanced verification capabilities to VHDL teams.   Attend this webinar and learn how to add functional coverage, constrained random, and coverage driven random methods to your current testbench. 

OS-VVM has a straight forward usage model that allows you to add functional coverage, constrained random, and coverage driven random features to your current testbench in part or in whole.  So add functional coverage to your testbench today - you need this even with directed tests.  Add constrained random or coverage driven random when and where you need it.  Even mix directed, algorithmic, file-based, constrained random, and coverage driven random methods.

OS-VVM is open source package based.  It compiles under VHDL-2008 or VHDL-2002 (with minor adaptations), so you can use it today. 

Agenda

  • Introduction
  • Methodology
  • Functional Coverage
  • Code Coverage is not Enough
  • Test Done = Test Plan Executed
  • Why you need functional coverage
  • Capturing Point Coverage
  • Capturing Item Coverage
  • Randomization
  • Intelligent Coverage
  • Mixing in other code
  • Demonstration - seeing is believing



Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Fall Schedule: A Host of Must-attends
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy