Aldec and SynthWorks: OS-VVM: Open Source - VHDL Verification Methodology, Jan. 26

Date: Thursday, January 26, 2012
 

(Europe) Time: 3:00 PM - 4:00 PM CET

(US) Time: 11:00am – 12:00pm PST

To register, please visit aldec.com/events.

Open Source - VHDL Verification Methodology (OS-VVM ) provides advanced verification capabilities to VHDL teams.   Attend this webinar and learn how to add functional coverage, constrained random, and coverage driven random methods to your current testbench. 

OS-VVM has a straight forward usage model that allows you to add functional coverage, constrained random, and coverage driven random features to your current testbench in part or in whole.  So add functional coverage to your testbench today - you need this even with directed tests.  Add constrained random or coverage driven random when and where you need it.  Even mix directed, algorithmic, file-based, constrained random, and coverage driven random methods.

OS-VVM is open source package based.  It compiles under VHDL-2008 or VHDL-2002 (with minor adaptations), so you can use it today. 

Agenda

  • Introduction
  • Methodology
  • Functional Coverage
  • Code Coverage is not Enough
  • Test Done = Test Plan Executed
  • Why you need functional coverage
  • Capturing Point Coverage
  • Capturing Item Coverage
  • Randomization
  • Intelligent Coverage
  • Mixing in other code
  • Demonstration - seeing is believing



Review Article Be the first to review this article

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
SoC Design Engineer for Intel at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
CST: Webinars Begin on February 9



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy