Aldec and SynthWorks: OS-VVM: Open Source - VHDL Verification Methodology, Jan. 26

Date: Thursday, January 26, 2012
 

(Europe) Time: 3:00 PM - 4:00 PM CET

(US) Time: 11:00am – 12:00pm PST

To register, please visit aldec.com/events.

Open Source - VHDL Verification Methodology (OS-VVM ) provides advanced verification capabilities to VHDL teams.   Attend this webinar and learn how to add functional coverage, constrained random, and coverage driven random methods to your current testbench. 

OS-VVM has a straight forward usage model that allows you to add functional coverage, constrained random, and coverage driven random features to your current testbench in part or in whole.  So add functional coverage to your testbench today - you need this even with directed tests.  Add constrained random or coverage driven random when and where you need it.  Even mix directed, algorithmic, file-based, constrained random, and coverage driven random methods.

OS-VVM is open source package based.  It compiles under VHDL-2008 or VHDL-2002 (with minor adaptations), so you can use it today. 

Agenda

  • Introduction
  • Methodology
  • Functional Coverage
  • Code Coverage is not Enough
  • Test Done = Test Plan Executed
  • Why you need functional coverage
  • Capturing Point Coverage
  • Capturing Item Coverage
  • Randomization
  • Intelligent Coverage
  • Mixing in other code
  • Demonstration - seeing is believing



Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise