Aldec and SynthWorks: OS-VVM: Open Source - VHDL Verification Methodology, Jan. 26

Date: Thursday, January 26, 2012
 

(Europe) Time: 3:00 PM - 4:00 PM CET

(US) Time: 11:00am – 12:00pm PST

To register, please visit aldec.com/events.

Open Source - VHDL Verification Methodology (OS-VVM ) provides advanced verification capabilities to VHDL teams.   Attend this webinar and learn how to add functional coverage, constrained random, and coverage driven random methods to your current testbench. 

OS-VVM has a straight forward usage model that allows you to add functional coverage, constrained random, and coverage driven random features to your current testbench in part or in whole.  So add functional coverage to your testbench today - you need this even with directed tests.  Add constrained random or coverage driven random when and where you need it.  Even mix directed, algorithmic, file-based, constrained random, and coverage driven random methods.

OS-VVM is open source package based.  It compiles under VHDL-2008 or VHDL-2002 (with minor adaptations), so you can use it today. 

Agenda

  • Introduction
  • Methodology
  • Functional Coverage
  • Code Coverage is not Enough
  • Test Done = Test Plan Executed
  • Why you need functional coverage
  • Capturing Point Coverage
  • Capturing Item Coverage
  • Randomization
  • Intelligent Coverage
  • Mixing in other code
  • Demonstration - seeing is believing



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
Automotive E/E Architecture China Conference at Shanghai China - May 25 - 26, 2017
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy