Accellera Systems Initiative Announces Call for Nominations for 2012 Technical Excellence Award for EDA and IP Standards Contributions

SAN JOSE, CA -- (MARKET WIRE) -- Jan 16, 2012 --


Who/What
Accellera Systems Initiative, formed last year from the merger of Accellera and the Open SystemC Initiative (OSCI), two industry organizations focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, will announce the recipient of its first annual Accellera Systems Initiative Technical Excellence Award at its annual Design and Verification Conference ( DVCon) on February 27, 2012 at the Doubletree hotel in San Jose, California. The Award recognizes the outstanding achievements of a Technical Subcommittee member. Candidates can be nominated by the industry at large and are endorsed and selected by participants in Accellera Systems Initiative Committees. Award nominations are due January 27, 2012. To nominate an individual, please visit http://www.accellera.org/about/awards/.

When/Where
DVCon
February 27-March 1, 2012
DoubleTree Hotel, San Jose, CA

About Accellera Systems Initiative's Technical Subcommittees
Accellera Systems Initiative Technical Subcommittees produce effective and efficient EDA and IP standards for today's advanced IC designs. Participants include member companies and industry contributors. Technical contributors typically have many years of practical experience with IC design and developing and using EDA tools.

Accellera Systems Initiative Technical Committees include:

  • Analog/Mixed-Signal extensions to Verilog (Verilog-AMS)
  • Analog/Mixed-Signal extensions to SystemC™
  • Configuration, Control and Inspection (CCI) standards for exchanging information between SystemC models and tools
  • IP Tagging for data-driven tracking of soft IP
  • IP-XACT™ metadata standard for IP integration
  • Open Verification Library (OVL) assertion library
  • Standard for Co-Emulation Modeling Interface (SCE-MI)
  • Synthesizable subset of SystemC
  • SystemC language standard
  • SystemC Verification (SCV) library
  • Transaction Level Modeling (TLM) standards for modeling systems based on memory-mapped busses in SystemC
  • Unified Coverage Interoperability Standard (UCIS) for verification coverage interoperability
  • Universal Verification Methodology (UVM™) standard

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please email Email Contact.

About DVCon
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an organization focused on the creation and adoption of EDA and IP standards. For more information, please visit www.accellera.org.
For more information about DVCon, please visit www.dvcon.org. Follow @dvcon on Twitter or to comment, please use #dvcon.

UVM, IP-XACT, SystemC, OSCI, and Open SystemC Initiative are trademarks of Accellera Systems Initiative Inc.
All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact 
Georgia Marszalek
ValleyPR LLC for Accellera Systems Initiative
+1 650-345-7477

Email Contact 





Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy