Ciranova Closes Record Sales Year in 2011

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 5, 2012 — Ciranova®, the automation technology leader for custom IC physical design, today announced it had achieved record business volume in 2011. The company’s annual sales doubled over the 2010 year, driven in particular by demand at 28nm and below for Ciranova Helix®, the company’s analog/mixed-signal floorplanning and placement software.

Contributing to the Helix business were orders from new customers, including two top-10 fabless IC companies, and reorders from multiple existing customers. The company also exited the year with its largest backlog to date.

“Placement, including layout-dependent effects, has become the most complicated and critical step in nanometer custom layout,” said Eric Filseth, CEO of Ciranova. “Once you automate this, large improvements in design time and predictability become achievable, together with much closer synchronization of layout with circuit design. This has been a major draw. At 28nm and beyond, nobody wants to spend months in manual layout without knowing how long it will take for everything to turn out right.”

2011 also saw adoption of Ciranova’s PyCell™ technology for interoperable parameterized cells by several leading-edge semiconductor companies at the 20nm node.

About Ciranova

Ciranova is electronic design automation (EDA) company focused on large productivity improvements in custom IC physical design. Complementary to existing design flows, Ciranova technology dramatically reduces the time and effort needed to develop transistor-level layout at both the circuit and PDK levels. Ciranova is a founding member of the Interoperable PDK Libraries (IPL) Alliance and supports the Si2 OpenAccess database. For more information please visit http://www.ciranova.com.

Ciranova and Ciranova Helix are registered trademarks, and PyCell is a trademark of Ciranova, Inc. All other trademarks are the property of their respective owners.

 

 



Contact:

Ciranova, Inc.
Dave Millman, +1-408-553-6083
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy