On Demand: Optimize Circuit Design Yield and Improve Reliability with Advanced Verification Tools

This webinar will demonstrate how to use Calibre PERC to improve design quality and mitigate otherwise difficult to find errors within design and verification flows. Ensuring reliability and protecting against ESD, Latch-up, and other EOS events can be challenging, particularly when multiple power domains and thin-oxide gates are used extensively. Detailed SPICE/Mixed-Mode simulation is an often used, but costly step.  Learn how Calibre PERC delivers an easy to use verification solution that looks at the entire design in context and answers specific reliability issues quickly and effectively.

You will learn:

o    How to detect sources of reliability issues within
      your designs

o    How to effectively verify signal paths in
      multi-power domain designs

o    Benefits of voltage dependant, and voltage
      aware checks - both on the topological
      representation of your design (netlist),
      and the physical layout




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy