Industry Leaders Achieve Significant Power and Performance Gains With Synopsys' Low Power Solution

Advanced Solution Now in Mainstream Usage with More Than 125 Successful Tapeouts

MOUNTAIN VIEW, Calif., Dec. 5, 2011 — (PRNewswire) —  Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, today announced that industry leaders worldwide have broadly deployed and successfully taped out more than 125 advanced multi-voltage designs using the Galaxy™ Implementation Platform low power solution and IEEE-1801 Unified Power Format (UPF) resulting in significant productivity, power and chip performance gains. Among these companies are Aquantia, Chongqing Chongyou Information Technology Co., Ltd. (CYIT), Emulex, HiSilicon Technologies, Lantiq, Microchip Technology, Movidius, Oticon, Progate Group Corporation, Samsung, Sunplus Technology, TSMC, VeriSilicon, Vimicro and others, targeting a broad spectrum of application markets including consumer electronics, wireless, DSP, mobile, microprocessor, networking, storage and portable medical devices.

Design for power is not limited to mobile applications – it affects a broad spectrum of market applications in which lowering power consumption has become a key requirement. With ever-increasing market demands for functional consolidation into a single chip, power consumption has become a primary constraint in design, along with performance and area. Implementation of advanced low power design techniques such as power management cell insertion and shutdown for multi-voltage designs is now required to handle the stringent power budget requirements of today's complex designs.

Using UPF specification of the design power intent, the Synopsys advanced low power solution enables automatic implementation of these advanced techniques. The Galaxy Implementation Platform meets low power challenges throughout the synthesis, physical design and sign-off phases of the design process. It consistently delivers the lowest power consumption, highest design performance and best quality of results while providing significant productivity through its complete low power portfolio.

"Meeting power budgets is a key requirement for most applications today," said Bijan Kiani, vice president of product marketing, design and manufacturing products, at Synopsys. "To remain competitive in their markets, our customers require the lowest power and highest performance for their designs. With more than 125 tapeouts to date, the Synopsys advanced low power solution is now in mainstream usage and enables our customers to bring more competitive products to market faster."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Synopsys and Galaxy are registered trademarks or trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

Editorial Contacts:
Sheryl Gulizia   
Synopsys, Inc.
650-584-8635
Email Contact

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 ext. 115
Email Contact

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise