MagmaWire – Hot News in Chip Design | Fall 2011

MagmaWire - Hot News in Chip Design | Fall 2011 

Making Silicon One Job One

 

 Magma Makes SoC Silicon Job One 

By Gabe Moretti, Gabe on EDA
When reading the  Silicon One white paper from Magma Design Automation, I was struck by the accurate, yet understandable description of the requirements of our industry and the possible solutions. The clear message of Silicon One is that Magma's mission is to enable its customers to develop profitable silicon. I asked Magma for an example of Silicon One in action.
Read more >>

Better, Stronger, Faster: The Evolution of Timing Analysis and Extraction

By Julie Beatty, Product Marketing Manager, Magma
Better, stronger, faster.  For some, that phrase conjures memories of the 1970s TV Show The Six Million Dollar Man. Today it describes the necessary evolution of timing analysis and extraction. Magma's QCP™ represents a major evolution in extraction technology. Learn how QCP delivered 12X faster runtime than a third-party legacy tool on a design with 8 corners.
Read more >> 

Just for Magma Users

MUSIC (Magma Users Summit on Integrated
 Circuits) India was held in Bangalore September 7. Over 200 Magma users attended the annual event that featured 11 papers. "Best Paper" awards were selected by attendees.

1st Place:
- Clock Tree Considerations for Improved
  Quality and Robustness

2nd Place:
- An Efficient Timing Closure Technique for 
  High-Performance DSPs and Accelerators with
  OTB Routing in 40 nm.

3rd Place:
- Characterization Cycle-Time Reduction of
  Complex DDR I/Os Using SiliconSmart® ACE

- FineSim Pro: A Fast Circuit Simulator for
  Efficient IP Development


Magma users who missed the conference can access all the MUSIC papers and presentations via  MOLTEN, Magma's online technical support portal.

The Effect of the Consumerization of SoCs on the Design Chain 

Silicon One Seminar keynote speaker Jack Harding, CEO of eSilicon, reflected on the changes in SoC design. Digital and analog teams and their designs are no longer separate. There are now so many variables in analog design that whether analog designers like it or not, automated approaches must be adopted. 
Read more>>

Silicon One Seminars: A Re-Cap  

Nearly 1000 designers, CAD engineers and managers registered to attend Magma's Silicon One seminars. In case you weren't able to attend, here's a quick summary of what was presented, discussed and shared at each location.
Read more >>

Recent News

- Magma's Titan™ Adopted by Fujitsu
  Semiconductor Limited to Improve 
  Analog Design Productivity  Read more>>
- Exar Selects Magma's Tekton™ 
  and QCP to Accelerate Sign-Off of 
  40-nm SoCs  Read more>>
- Analog Bits Accelerates Analog 
  IP Verification Using Magma's 
  FineSim™ SPICE  Read more>>
- Magma's New SystemNav™ Speeds 
  Board-Level Failure Analysis by Enabling 
  Signal Trace Between Chips, Stacked Dies,
  PCBs and MCMs  Read more>>
- Adapteva Uses Magma's RTL-to-GDSII Flow
  to 
Tape Out a 28-nm 64-Core Microprocessor
  Chip
  Read more>>
- eSilicon Uses Magma to Tape Out 28-nm 
  1.5GHz Microprocessor Cluster for Embedded 
  Platform  Read more>>

Events

- 11/28  TSMC Technology Symposium 
           Yokohama, Japan

- 12/08  AETC 
           Paris, France
 







facebook linkedin twitter youtube rssbug Magma Products

©Copyright 2011 Magma Design Automation, Inc. Magma and SiliconSmart are registered trademarks and FineSim, QCP, SystemNav, Tekton and Titan are trademarks of Magma Design Automation Inc. All other product and company names are trademarks or registered trademarks of their respective companies.




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise