Latest News from Apache Design - November 2011

Apache Launches RTL Power Model (RPM™) for Predicting IC Behavior

RTL Power Model is a first-in-class innovative technology that enables integrated ultra-low-power design methodology by bridging the power gap between RTL design and physical implementation.

The new technology accurately predicts integrated circuit (IC) power behavior at the RTL level with consideration for how the design is physically implemented. As a result, the technology helps to enable chip power delivery network (PDN) and IC package design decisions early in the design process, as well as to ensure chip power integrity sign-off for sub-28nm ICs.

Read the Press Release  

Low Power, High Performance

The acquisition of Apache increases ANSYS capabilities for designing low-power electronics devices while satisfying ever-increasing performance requirements.

ANSYS simulation technologies address complex multiphysics challenges and enable Simulation-Driven Product Development. As semiconductor devices pervade every aspect of our lives, in cars, smartphones and smart-meters, their impact on the end systems (and vice versa) is becoming a key design challenge for our customers. The combination of Apache’s chip-level power, thermal, signal and EMI modeling solutions, along with ANSYS package and system electromagnetic, thermal/fluids and mechanical simulation platforms, will enable faster convergence for the next generation of low-power, energy-efficient designs.

Read the full story

Read ANSYS Advantage

Apache Community

To Subscribe

Email Contact to subscribe to future issues of News from Apache Design, Inc.

Upcoming Events

ARM Technology Conference

Apache Technology Forum

IEEE, CPMT Society: 3D-IC Workshop
Newport Beach, CA
December 9, 2011

IEEE EDAPS Symposium
Hangzhou, China
December 12, 2011

Articles and Interviews

Popular White Papers

  • RTL Design-for-Power (DFP) Methodology
  • Advanced Modeling for Chip, Package, System Co-analysis/Co-optimization
  • Technologies for Power, Signal, Thermal, and EMI Sign-off for Chip-Package-PCB Designs
  • Power and Signal Line EM Design and Reliability Validation Challenges
  • Analysis of Low-Power Designs with Power Gate (MTCMOS) Circuits Using RedHawk™

To download White Papers from our website, click here . Valid account required.

Customer Support

For Apache's online Customer Support center, Click here to register.

Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec Webinar Nov 30

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Senior SW Developer for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
TrueCircuits: IoTPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise