Altera's Stratix IV FPGAs Deliver Unprecedented Acceleration for World's Most Powerful Reconfigurable Supercomputer

High-End FPGAs Double the System Memory and Acceleration While Reducing Power Consumption in CHREC's Novo-G Supercomputer

SAN JOSE, Calif., Nov. 11, 2011 — (PRNewswire) — Altera Corporation (NASDAQ: ALTR) today announced that the Center for High-Performance Reconfigurable Computing (CHREC) has selected the company's Stratix® IV FPGAs for its latest update to the Novo-G supercomputer. Altera's Stratix IV devices enabled CHREC to increase the system memory and acceleration of the world's most powerful supercomputer by two times. Additionally, CHREC was able to realize a greater performance-to-cost ratio with modest increases in size, power and cooling—a feat rarely achieved in conventional supercomputer upgrades.

(Logo:   http://photos.prnewswire.com/prnh/20101012/SF78952LOGO)

"CHREC chose Altera Stratix IV FPGAs to provide our international team of academic researchers with a faster and more efficient platform for testing applications and tools that showcase the advantages of reconfigurable computing on a large scale," said Dr. Alan George, professor of ECE at the University of Florida and CHREC director. "Altera's devices uniquely provided the performance, scalability, power and cooling advantages we needed, as well as the ability to combine the versatility, flexibility and efficiency of a general-purpose processor."

CHREC is the world's leading research body focused on reconfigurable computing. Comprised of more than 30 organizations including Altera, the body is made up of representatives from the academic, industry and government sectors with a common interest in reconfigurable computing for a broad range of applications. The Novo-G supercomputer typically accelerates new algorithms by 10X or more in bioinformatics, signal and image processing and other applications where large amounts of data need to be managed and analyzed.

Stratix IV FPGAs were deployed on PROCStar-IV boards from GiDEL in the Novo-G to enable a scaling up (increased performance per node) in the supercomputer configuration and to double the overall system memory. This configuration also scales out (to many nodes) for use in large data centers where the inherent advantages of Altera FPGAs like parallelism, pipelining, bit manipulation, data streaming and lower power take place.

"In the information age, the need for algorithm acceleration for processing data is growing exponentially. The Stratix IV FPGAs in CHREC's Novo-G system are allowing academic research teams to double the FPGA logic and attached memory within the same data center space," said David Gamba, director of the computer applications business unit at Altera. "Altera is proud to be sponsoring the innovative research being done by CHREC and the Novo-G members."

About Altera

Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com. Follow Altera via Facebook, RSS and Twitter.

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/legal.

Editor Contacts:
Jennifer Van Every
Altera Corporation
(408) 544-6871
Email Contact

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com




Review Article Be the first to review this article

Featured Video
Editorial
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
2017 SEMICON Southeast Asia at SPICE Arena Penang Malaysia - Apr 25 - 27, 2017
EDI CON China 2017! at Shanghai Convention & Exhibition Center of International Sourcing (SHCEC) No.2739 West Guangfu Road Putuo District, Shanghai (200062) China - Apr 25 - 27, 2017
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy