OCP-IP Delivers Enhanced Transaction Generator Package

New Version Now Includes Accurate DRAM Package

BEAVERTON, Ore. — (BUSINESS WIRE) — November 2, 2011 — Open Core Protocol International Partnership (OCP-IP) today announced the availability of an enhanced version of their Transaction Generator (TG), which is a transaction level (TL) SystemC simulator for benchmarking network-on-chips (NoCs) used in multiprocessor system-on-chip (SoC) applications. The latest version now includes an Accurate Dynamic Random-Access Memory Model (ADM) package. The ADM is a configurable, transaction-level model for Dynamic Random-Access Memories (DRAMs). It considers the major delay parameters of real DRAMs and imitates their realistic timing behavior by capturing access dependencies.

As SoCs grow larger, selecting and further shaping the appropriate communication network between the processing elements becomes increasingly critical. The TG can generate traffic for network-on-chip according to abstract software and hardware workload models. Utilizing this tool makes simulation of larger systems substantially faster and the results obtained at this higher level can be accurately used in initial estimates when selecting and fine-tuning NoCs. During simulation the TG measures performance metrics from the application and platform models, and from the traffic routed through network-on-chip. Because this freely available, highly-versatile tool, works at the transaction level, simulation of larger systems is substantially faster than those done at the clock-cycle accurate level.

The newly added DRAM executable can be used to test the delay and throughput of the memory subsystem for certain traffic flows. Integrated memory model enables two additional modeling features for TG: cache misses and shared-memory communication. Hence, the models can more accurately represent the performance of systems and enable a realistic evaluation of Networks on Chip. The package includes also a basic set of nine (9) traffic models from the multimedia and telecommunication domain.

The TG plus DRAM Models are now freely available to both OCP-IP members and non-members alike through GNU LGPL, and is an ideal addition to all system-level designers evaluating various interconnection solutions in a simulation model of a real, complex system. It can also be used to simulate IP blocks before real implementations are available which enables the design of interconnect and implementation of IP blocks and SW for processors to advance in parallel, saving time, resources, and ensuring a faster time-to-market.

“The work on this Transaction Generator and DRAM package by our Network on Chip Working Group showcases co-operation and collaboration among both our industry and academic researchers, ensuring synergy advantages in the field of NoCs,” said Ian Mackintosh, president and chairman of OCP-IP. “We are extremely proud to host our Working Group forum where the world’s most prestigious universities and industry researchers in the field of NoC investigation can come together.”

The Transaction Generator and DRAM model kit were developed by Tampere University of Technology and Royal Institute of Technology (KTH) in conjunction with members of OCP-IP’s Network on Chip Benchmarking working group including: Boston University, University of British Columbia, Carnegie Melon University, Washington State University, and Transylvania University in cooperation with industry members of the OCP-IP.

To download a copy of the Transaction Generator see, http://www.ocpip.org/tg_package.php

The Network on Chip Benchmarking Working Group has also issued an open call for Benchmarks to be distributed to researchers. NoC researchers may submit benchmarks from any application domain to be included. For more information on the call for benchmarks, please see http://www.ocpip.org/ocpspec_call_for_benchmarks.php

Institutions interested in joining the work of OCP-IP’s Network on Chip Benchmarking Working Group should contact Email Contact

For the latest information on OCP-IP, please see our free newsletter at http://www.ocpip.org/newsletters.php

About OCP-IP

Formed in 2001, OCP-IP is a non-profit corporation promoting, supporting and delivering the only openly licensed, core-centric protocol comprehensively fulfilling integration requirements of heterogeneous multicore systems. The Open Core Protocol (OCP) facilitates IP core reusability and reduces design time, risk, and manufacturing costs for all SoC and electronic designs by providing a comprehensive supporting infrastructure. For additional background and membership information, visit www.OCPIP.org.

NOTE: All trademarks and service marks are the property of their respective owners.


Ian Mackintosh, 408-761-5980
Email Contact
Joe Basques, 512-551-3377
Email Contact

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy