Atrenta Joins Cadence System Realization Alliance

Collaboration will verify C-to-Silicon Compiler output SpyGlass® Clean

SAN JOSE, Calif. — (BUSINESS WIRE) — October 24, 2011Atrenta Inc., a leading provider of SoC Realization solutions for the semiconductor and electronic systems industries, today announced that it has joined the Cadence System Realization Alliance. The initial focus for the alliance will be to verify that output of the Cadence® C-to-Silicon Compiler passes a set of high-level synthesis SpyGlass® rules that will be jointly developed by Cadence and Atrenta.

The Cadence C-to-Silicon Compiler automatically generates synthesizable register transfer level (RTL) output starting from untimed C/C++/SystemC®. Atrenta’s SpyGlass is the widely used platform for validation and optimization of RTL descriptions prior to handoff to physical design tools. Through this collaboration, Cadence and Atrenta will define a set of SpyGlass rules that verify C-to-Silicon output for parameters such as syntactic correctness, power, testability and clock synchronization. It is anticipated that the resultant rules will become part of C-to-Silicon internal testing, and a subset of these rules will also be available to end users.

“High-level synthesis is moving into mainstream design practice, and the technology will be a key ingredient for ensuring our customers’ success,” said Ramesh Dewangan, senior director, product marketing for the SpyGlass platform at Atrenta. “We are delighted to be part of the Cadence System Realization Alliance. Together, Atrenta and Cadence can enable Cadence customers to reap the benefits of faster time to market provided by high-level synthesis solutions.”

“Cadence is committed to providing our C-to-Silicon customers with industry-leading quality of results and a superior user experience,” said Michal Siwinski, group director of product marketing, System & Software Realization Group, Cadence. “Our alliance with key companies like Atrenta ensures we can continue to deliver the C-to-Silicon solutions required to reduce time-to-market and design complexity.”

About Atrenta

Atrenta is a leading provider of SoC Realization solutions for the semiconductor and electronic systems industries. As one of the largest private electronic design automation companies, Atrenta provides a comprehensive SoC Realization solution that delivers higher quality semiconductor IP, predictable design coherence, automated chip assembly and improved implementation readiness. Its SpyGlass® and GenSys® products and GuideWare reference methodologies open the way for broader deployment of system on chip (SoC) devices in the marketplace, improving time to market, reducing implementation costs and lowering risk. With over 170 customers, including 19 of the top 20 semiconductor and consumer electronics companies, Atrenta enables the most complex SoC designs in the world. Atrenta, the SoC Realization Company. www.atrenta.com.

© 2011 Atrenta Inc. All rights reserved. Atrenta, the Atrenta logo, SpyGlass and GenSys are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release.



Contact:

Corporate:
Atrenta Inc.
Tiffany Sparks, +1-408-467-4280
Email Contact
or
PR Agency:
Lee PR
Ed Lee or Liz Massingill, +1-650-363-0142
Email Contact
Email Contact




Review Article Be the first to review this article
SI2

AMIQ: dvteclipse

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
ClioSoft
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy