Faraday Technology Adopts ATopTech’s Aprisa for Physical Implementation at Advanced Process Nodes

Aprisa shortens turn-around time and improves quality of results, leading to successful tapeout in UMC’s 40nm process

SAN JOSE, Calif. — (BUSINESS WIRE) — October 17, 2011 — ATopTech, the leader in next-generation physical design solutions that address the challenges of designing integrated circuits (ICs), announced today that Faraday Technology Corp. has adopted ATopTech’s Aprisa physical design solution as the company’s tool of choice for physical implementation at advanced process nodes. Faraday Technology Corp. is one of the largest leading silicon IP and fabless ASIC provider in the Asia-Pacific region.

40nm technology helps design engineers satisfy their customers’ continuous demands of higher performance, lower power consumption and lower manufacturing cost. However, designs at 40nm impose tremendous challenges, such as increased cross-talk effect and process variation, which, if not addressed properly, may cause compromised quality of results and delay in design closure. It is exactly these areas that Aprisa, ATopTech’s advanced netlist-to-GDSII physical implementation tool, consistently demonstrates: superior routing ability and excellent timing closure. Faraday’s extensive evaluation of Aprisa was further validated when Aprisa delivered better design quality and more predictable design closure with a successful design tapeout in UMC’s 40nm process.

“Complicated physical effects and demanding design specifications present increased challenges for 40nm design projects,” said Kun-Cheng Wu, associate vice president of Faraday Technology Corp. “We are pleased with the improved quality of results and turn-around time we’ve gained by adopting Aprisa as our physical implementation tool.”

“ATopTech’s place and route technology was architected specifically for advanced technologies,” said Jue-Hsien Chern, CEO of ATopTech, Inc. “We are fully committed to helping Faraday to achieve further successes in 40nm and other design projects.”

About Aprisa

Aprisa is a complete place-and-route (P&R engine), including placement, clock tree synthesis, optimization, global routing and detailed routing. The core of the technology is its hierarchical database. Built upon the hierarchical database are common “analysis engines”, such as RC extraction, design rule checking (DRC) engine, and an advanced, extremely fast timing engine to solve the complex timing issues associated with OCV, signal integrity (SI) and multi-corner multi-mode (MCMM) analysis. Aprisa uses state-of-the-art multi-threading and distributed processing technology to further speed up the process. Because of this advanced architecture, Aprisa is able to deliver predictability and consistency throughout the flow, and hence faster total turn-around time (TAT) and best quality of results (QoR) for physical design projects.

About ATopTech

ATopTech, Inc. is the technology leader in IC physical design. ATopTech’s technology offers the fastest time to design closure focused on advanced technology nodes. The use of state-of-the-art multi-threading and distributed processing technologies speeds up the design process, resulting in unsurpassed project completion times. For more information, see www.atoptech.com

About Faraday Technology

Faraday Technology Corporation is one of the largest leading silicon IP and fabless ASIC provider in the Asia-Pacific region. The company's broad silicon IP portfolio includes I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, DDRI/II/III, MPEG4, H.264, USB 2.0/3.0, 10/100 Ethernet, Serial ATA, and PCI Express, etc. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S. , Japan , Europe, and China . For more information, please visit: www.faraday-tech.com

Aprisa and Apogee are trademarks and ATopTech is a registered trademark of ATopTech, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.




Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact


Review Article Be the first to review this article
Synopsys: Custom Compiler

ClioSoft: Design Hub

Featured Video
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy