Catch up on the latest in Design and Verification at:
Aldec Honored for Superior FPGA Verification
Aldec has once again been honored by China's electronics information leader, Chinese Electronics News (CEN), this year with the Best FPGA Design & Verification Platform Provider Award for 2011. This prestigious award... [ Read More]
Get Ahead with Training Seminars from Aldec
Increase your productivity and enhance your skills by attending an Aldec Training seminar. In today’s competitive atmosphere, the ability to adopt new technology quickly and reduce design time cycles is key. Aldec’s in-house trainers and training partners offer a number of excellent training opportunities... [ Read More]
Struggling to Navigate Large HDL Files?
Is finding an instance declaration or component a tedious task? What if you are reviewing HDL file from another engineer and wish to quickly learn about the structure of his code? Wouldn’t it be nice if a tool could detect errors such as... [ Read More]
Automated Code Reviews for Fail-Safe Designs
A review of HDL design best practice coding guidelines that should be considered for any safety-critical device, including aerospace designs. Automating code base analysis process is a critical requirement for fail-safe designs as it provides added benefit of... [ Read More]
Passionate about VHDL and its future?
Do you know that the majority of hardware description languages (including SystemVerilog) is developed by companies that purchased IEEE-SA membership and individual users have no say in the process? VHDL does not... [ Read More]
Also in this issue:
New RTAX Rad-Tolerant Prototyping Options Available
Transaction Level Co-Emulation with Virtual Platforms
Latest Product Updates, Events, Webinars and Technical Papers