Aldec with Imperas Webinar: Transaction Level Co-Emulation with Virtual Platforms, Oct. 13

Date:      Thursday, October 13, 2011

Time:      11:00 am - 12:00 pm PDT (US)        

Click here to Register.  

__________________________________ 

Date:      Thursday, October 13, 2011

Time:      3:00 pm - 4:00 pm CET (Europe)

Click here to Register.

__________________________________

Abstract:
Virtual platforms play a significant role in system level development, but require integration with ultra-fast emulation systems for HW/SW co-verification.  In this webinar we will introduce the new integration of Aldec's Transaction Level Emulation System with Imperas' OVPsim virtual platform simulator.  Hardware and software design teams are now able to implement virtual models of processors, memory and peripheral modules while the RTL modules run in the emulator board.  This integration provides a high performance solution, ideal for early HW/SW co-development and architectural exploration.

Agenda

• Virtual Platforms: What are the benefits?

• SoC Design Flow with Virtual Platforms

• Imperas’ OVP and OVPsim

• TLM 2.0 Interface

• Integration of Aldec’s Emulation System with OVP and OVPsim

• Processor Debugging, Memory Debugging, Hardware Debugging

• Live Demonstration 

Presenters:

Louie de Luna, Aldec Product Manager

Larry Lapides, Imperas VP Sales

Piotr Czak, Applications Engineer

Time not fit your Schedule or Time Zone?

We invite you to proceed with registration. Following the Webinar, all registrants are emailed a link to download the recorded Webinar Presentation to view at their convenience.

To register or view more Aldec Events, please visit http://www.aldec.com/events




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Diversity: Really, who cares
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy