Aldec with Imperas Webinar: Transaction Level Co-Emulation with Virtual Platforms, Oct. 13

Date:      Thursday, October 13, 2011

Time:      11:00 am - 12:00 pm PDT (US)        

Click here to Register.  


Date:      Thursday, October 13, 2011

Time:      3:00 pm - 4:00 pm CET (Europe)

Click here to Register.


Virtual platforms play a significant role in system level development, but require integration with ultra-fast emulation systems for HW/SW co-verification.  In this webinar we will introduce the new integration of Aldec's Transaction Level Emulation System with Imperas' OVPsim virtual platform simulator.  Hardware and software design teams are now able to implement virtual models of processors, memory and peripheral modules while the RTL modules run in the emulator board.  This integration provides a high performance solution, ideal for early HW/SW co-development and architectural exploration.


• Virtual Platforms: What are the benefits?

• SoC Design Flow with Virtual Platforms

• Imperas’ OVP and OVPsim

• TLM 2.0 Interface

• Integration of Aldec’s Emulation System with OVP and OVPsim

• Processor Debugging, Memory Debugging, Hardware Debugging

• Live Demonstration 


Louie de Luna, Aldec Product Manager

Larry Lapides, Imperas VP Sales

Piotr Czak, Applications Engineer

Time not fit your Schedule or Time Zone?

We invite you to proceed with registration. Following the Webinar, all registrants are emailed a link to download the recorded Webinar Presentation to view at their convenience.

To register or view more Aldec Events, please visit

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy