Aldec with Imperas Webinar: Transaction Level Co-Emulation with Virtual Platforms, Oct. 13

Date:      Thursday, October 13, 2011

Time:      11:00 am - 12:00 pm PDT (US)        

Click here to Register.  

__________________________________ 

Date:      Thursday, October 13, 2011

Time:      3:00 pm - 4:00 pm CET (Europe)

Click here to Register.

__________________________________

Abstract:
Virtual platforms play a significant role in system level development, but require integration with ultra-fast emulation systems for HW/SW co-verification.  In this webinar we will introduce the new integration of Aldec's Transaction Level Emulation System with Imperas' OVPsim virtual platform simulator.  Hardware and software design teams are now able to implement virtual models of processors, memory and peripheral modules while the RTL modules run in the emulator board.  This integration provides a high performance solution, ideal for early HW/SW co-development and architectural exploration.

Agenda

• Virtual Platforms: What are the benefits?

• SoC Design Flow with Virtual Platforms

• Imperas’ OVP and OVPsim

• TLM 2.0 Interface

• Integration of Aldec’s Emulation System with OVP and OVPsim

• Processor Debugging, Memory Debugging, Hardware Debugging

• Live Demonstration 

Presenters:

Louie de Luna, Aldec Product Manager

Larry Lapides, Imperas VP Sales

Piotr Czak, Applications Engineer

Time not fit your Schedule or Time Zone?

We invite you to proceed with registration. Following the Webinar, all registrants are emailed a link to download the recorded Webinar Presentation to view at their convenience.

To register or view more Aldec Events, please visit http://www.aldec.com/events




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise