Apache Design Newsletter - Oct. 2011



Apache Technology Forum

Power and Reliability for 28nm IC Designs

The Apache Technology Forum is a comprehensive one-day technical seminar for chip, package and system designers to learn how Apache’s innovative power analysis and optimized solutions enable power-efficient, high-performance, noise-immune ICs and electronic systems. This interactive forum features industry leaders sharing best practices and real design examples of proven methodologies that address critical power and reliability challenges in advanced node designs. Deep technology tracks will focus on practical solutions to meet the power budgeting, power integrity and power induced noise reliability needs of 28nm and 3D-IC designs. For those unfamiliar with Apache, this is a chance to learn what we have to offer. For designers who know Apache, this is an opportunity to stay up to date with our award-winning low-power technology.

Topics Covered

  • Apache technology vision and roadmap
  • Introducing ANSYS
  • User experience: Low power design applications
  • User experience: Chip-Package-System co-design and co-analysis
  • User experience: Power and reliability for IP-based designs
  • Power and reliability challenges and solutions for 28nm and 3D-IC designs

Locations and Dates

  • Taiwan: November 30
  • Japan: December 2
  • Korea: December 6
  • China: December 8

Check our website for more information.

Ultra Low Power (Video)

Apache Video

 

Apache Community

Follow
Subscribe Like
Learn

Customer Support

For Apache's online Customer Support center, Click here to register.

To Subscribe

Email Contact to subscribe to future issues of News from Apache Design, Inc.

Upcoming Events

TSMC Open Innovation Platform
San Jose, CA
October 18, 2011

EPEPS 2011
San Jose, CA
October 23 - 26, 2011

ARM Technology Conference
Santa Clara, CA
October 25, 2011

MEPTEC 2.5D, 3D & Beyond
San Jose, CA
November 9, 2011

ARM Technology Conference
Hsinchu, Taiwan
November , 2011

Articles and Blogs

Popular Whitepapers

  • Advanced Modeling for Chip, Package, System Co-analysis/Co-optimization
  • Analysis of Low-Power Designs with Power Gate (MTCMOS) Circuits Using RedHawk™
  • Power and Signal Line EM Design and Reliability Validation Challenges
  • PathFinder™: Solution for Full-chip IC ESD Integrity
  • RTL Design-for-Power (DFP) Methodology
  • Technologies for Power, Signal, Thermal, and EMI Sign-off for Chip-Package-PCB Designs

To download Whitepapers from our website, click here. Valid account required.

© 2011 Apache Design, Inc. All rights reserved.




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy