austriamicrosystems Further Extends Its Leading Edge High-Voltage CMOS Technology towards Power Grid Applications

Galvanic isolation exceeding several hundred volts between separate metal layers can be securely achieved utilizing austriamicrosystems’ latest H35 process extension

UNTERPREMSTAETTEN, Austria — (BUSINESS WIRE) — October 5, 2011 — austriamicrosystems’ (SIX: AMS) Full Service Foundry business unit today announced at the GSA (Global Semiconductor Alliance) Semiconductor Ecosystems Summit a further extension of its 0.35 µm High-Voltage CMOS technology portfolio. By introducing special inter-metal dioxide (IMD) layers, galvanic isolation is significantly improved to over several hundred volts.

In an increasing number of complex analog/mixed-signal applications, such as switching-mode-power-supplies and motor drivers, two individual ICs must operate together, even though they operate at significantly different voltage levels. In order to achieve synchronized performance, isolated communication between these two isolated ICs is required to enable the exchange of information. At present, isolation is often achieved with an optocoupler placed between the two communicating circuits. The newly developed galvanic isolation process allows the designer to skip the optocoupler and directly integrate the communicating circuits within one single package (i.e. dual-die solution), as long as one IC features austriamicrosystems’ special IMD layers.

“Our new IMD layers allow us to achieve isolation voltage ratings beyond 600 Vrms”, says Dr. Martin Schrems, Director of Process Development & Implementation at austriamicrosystems. “We’ve derived these ratings without changing our standard bill of materials, which is established in our leading edge 0.35 µm High-Voltage CMOS process, but instead utilized a low stress oxide that gives us the required IMD thickness.”

“Having developed 6 generations of High-Voltage CMOS processes, the extension of our leading edge H35 specialty process towards voltages beyond 200 V is a logical step in our continuous efforts to deliver best-in-class analog foundry services and technologies to our customers," states Thomas Riener, Senior Vice President and General Manager of austriamicrosystems' Full Service Foundry business unit. “As most advanced High-Voltage CMOS manufacturers, we want to offer our customers the possibility to expand their product portfolio towards motor controllers and power grid applications, which certainly constitute an attractive market due to worldwide sustainability initiatives.”

Isolated communications may either be based on inductive coupling between two coils or on capacitive coupling of two capacitors. In both cases the isolation rating is determined by the metal layers being used to form these passive elements. If ultra-high isolation levels (>1000 V) are needed, an isolation cascade may be considered using IMD isolation on both dies constituting the integrated system.

austriamicrosystems’ galvanic isolation process H35B4V1 is now included in the analog/mixed signal high performance process design kit (“HIT-Kit”): http://asic.austriamicrosystems.com/hitkit .

Contact Email Contact for getting access to Design Rules and Process Parameters documents.



Contact:

Ulrike Anderwald, Media Relations,
phone: +43 (0) 3136 500 5856
Email Contact,
www.austriamicrosystems.com




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise