Duolog + Cadence Webinar: Automated UVM Solutions to HW/SW Integration Problems, Oct. 11

DUBLIN, Ireland, September 20th 2011- Duolog Technologies, the award-winning developer of IP and SoC integration products, is partnering with Cadence to present a joint webinar featuring automated solutions to many of the problems commonly associated with HW/SW integration. The webinar, scheduled for October 11th, will feature an interactive demonstration of a complete design and verification environment implemented using the Duolog Socrates and Cadence Incisive Enterprise Simulator products. The demonstration will clearly illustrate how subtle bugs caused by miscommunication at the HW/SW and testbench/DUT interfaces can affect the quality of the system and produce alarming results. The Duolog and Cadence teams will demonstrate how an effective combination of advanced verification methodologies such as UVM and formal register management techniques can eliminate these bugs from the HW/SW integration process.    

Topic: Automating UVM to Tackle Insidious HW/SW Bugs.

Presenters:

  • David Murray, Chief Technology Officer, Duolog Technologies.
  • Adam Sherer, Verification Product Management Director, Cadence.

When: Tuesday, October 11th, 2011 @ 9:00 AM PDT / 5:00 PM BST.

Duration: Approximately one hour.

Who Should Attend: Design & Methodology engineers/managers who have encountered misalignment and synchronization errors in the HW/SW interface and wish to eliminate them in the future.

Registration: http://www.duolog.com/webinar-automating-uvm-to-tackle-insidious-hwsw-bugs/

About Duolog Technologies: Duolog Technologies is a leading developer of EDA tools that address the increasingly complex challenges of IP integration.  We enable our customers to deliver integrated systems more quickly and cost effectively than their competitors.  Our innovative products and solutions allow for maximum productivity and control throughout the entire system lifecycle.  



For further information on Duolog, please contact:
Sally Kenny
+353-91-730 879
Email Contact 

www.duolog.com




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy