Geneva and Milan Events extend PLM Standardisation

Oxford, England. September 19, 2011

The latest results of the PLM Standardisation Initiative were presented at the Geneva International PLM Conference on 06-07 September. This prestigious event, hosted by the CERN scientific research centre, was the first chance for the industry at large to see the scope and direction of PLM best practice formalisation.

The presentation featured the PLM Governance Standard, the Path to PLM and the toolkits and methodologies that make up the PLM Best Practice Library. It was a chance for the audience to challenge or rebut the new concepts, but even with such a wide range of delegates the response was very positive. At this early stage it seems that the new standards embody some of the fundamental truths of PLM.

The initiative continues with a new workshop in Milan, Italy on 27-28 September which, for the first time, will include delegate representation from the USA. As the new standards are being developed by active participation, this is a welcome development.

Registration for the Milan event is open until Friday 23 September, and more information is available via Email Contact.

The PLM Interest Group
The PLM Interest Group is a global Group which brings together its members to work proactively to solve their PLM problems. It is developing a new generation of applied PLM standards, and has previously run workshops that have produced the PLM Benchmarking Handbook; the PLM-SCM Guidebook; and the PLM Maturity Reference Manual.

For more information, please contact:
Roger Tempest
PLMIG



Read the complete story ...


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
Senior SW Developer for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise