World-Wide Silicon One Seminars: "It's About Time!" from Nov. 2 to Nov. 10
| | Rate | Review | Notices

   

   

Today's "killer apps" demand more connectivity, more performance, and more integration. This has resulted in the convergence of silicon into true mixed-signal designs. From the increasing analog IP content in digital SoC designs, to the emergence of greater digital content in analog devices, today's chips are bigger, more complex, take longer and cost more to design.   

Fear not! In this 2-track technical seminar, you'll learn:   Dates and Locations

  • How Magma enables you to build the largest SoCs in half the time.  
  • How Magma's analog optimization technology improves the productivity of your existing analog/mixed-signal (AMS) flows by cutting turnaround time in half
  • What technology trends to watch for from special guest speakers from Altera, eSilicon, IBM, and more.  

Who should attend: 

  • SoC integration and implementation engineers  
  • Designers working on advanced-node SoC designs  
  • Analog/mixed-signal design engineers and layout designers  
  • Analog/mixed-signal IP developers  
  • Memory designers  
  • Project Managers, Design Engineers, CAD/Methodology Engineers 

Agenda:

9:30 a.m.   Registration, Breakfast 
10:30 a.m.   Silicon One: Innovative Technology Solutions for Emerging Silicon Challenges 
11:30 a.m.   Guest Keynote
12:00 p.m.   Lunch 
  Track 1 - Leading-Edge SoC Performance in Half the Time  more>> Track 2 - Advanced Analog and Mixed-Signal Design in Half the Time  more>>
1:00 p.m.   SoC Top-Level Planning and Design Closure  Accelerating AMS Design through Circuit Optimization 
2:00 p.m.   High-Capacity Block-Level Implementation  Fast, Accurate AMS Verification 
3:00 p.m.   A Comprehensive Approach to SoC Sign-off and Verification  A High-Quality Shape-Based Router for AMS Designs 
4:00 p.m.   Wrap-up and drawing for an Apple iPad 2  ipad



Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise