Sidense's NVM IP Completes TSMC IP9000 Assessment at 90nm Low-Power Process Node

OTTAWA -- (MARKET WIRE) -- Sep 12, 2011 -- Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, announced today that the Company's SiPROM 1T-Fuse™ OTP macro family for the 90LP process has met TSMC's IP9000 Assessment program requirements. This achievement adds to the list of 1T-OTP products at several process nodes that have already met IP9000 Assessment.

SiPROM in a 90nm low-power process provides an IP9000 Assessed OTP solution for customers developing ICs at 90nm for such applications as mobile handsets that require low power consumption or migrating designs from 130nm to this higher-density, higher-performance process.

Sidense offers a complete line of off-the-shelf 90nm macros covering bit counts from 8 Kbits to 512 Kbits. Customers are using Sidense's 1T-OTP macros at 90nm to replace ROM, store secure keys and handle configuration-specific information for a wide range of applications including SoCs for mobile, wireless and HDTV.

"Sidense's 1T-OTP macros have now met the demanding IP9000 Assessment requirements at several of the most popular TSMC process nodes," said Rhéal Gervais, Vice President of Operations at Sidense. "With others due to complete IP9000 Assessment within the next few months, we continue to prove that our 1T-OTP products meet the reliability and quality attributes our customers require over the range of process nodes and variants they need now and plan to use in the future."

About SiPROM
SiPROM macros are field-programmable, antifuse-based one-time programmable (OTP) memory macros that are based upon Sidense's innovative 1T-Fuse architecture, resulting in the most area-efficient one-transistor bit cell. SiPROM is architected to allow the customer to balance their system needs while making real-time tradeoffs in read speed, power and security to meet a diverse range of application requirements spanning the mobile, PC, consumer, industrial and automotive markets.

About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.

Sidense SiPROM, SLP and ULP memory products, embedded in over 160 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Media Contacts:
Susan Cain 
Cain Communications for Sidense 
Tel: 503-538-2747 
Email: 
Email Contact 

Jim Lipman
Sidense
Tel: 925-606-1370
Email: 
Email Contact 





Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise