| Title |  |  |
|
| Company | | |
|
| Added | | |
|
| Dynamic Design Analysis - Data Mining For Verification Closure New | AXIOM Design Automation | 02-Sep-2010 |
| What's New in VSS v2009 New | Applied Wave Research, Inc. (AWR) | 19-Aug-2010 |
| Digital Place and Route in a Custom Design Environment New | SpringSoft, Inc. | 16-Aug-2010 |
| PCell Caching in OpenAccess New | SpringSoft, Inc. | 26-Jul-2010 |
| Formal Analysis: A Valuable Tool for Post-Silicon Debug New | Jasper Design Automation | 16-Jul-2010 |
| Survey of Chip Designers on the Value of Formal Verification Across the Spectrum of Applications New | Jasper Design Automation | 16-Jul-2010 |
| Toward Harnessing the True Potential of IP Reuse New | Jasper Design Automation | 16-Jul-2010 |
| Applying Formal Methods to a PCI-Express Transmit Retry Buffer New | Jasper Design Automation | 15-Jul-2010 |
| Formal Verification Deployment Reveals Return On Investment New | Jasper Design Automation | 15-Jul-2010 |
| What is Formal Verification? New | Jasper Design Automation | 15-Jul-2010 |
| A Guide to Power-Aware Memory Repair New | Mentor Graphics | 13-Jul-2010 |
| GiDEL COTs Solutions | GiDEL | 07-Jun-2010 |
| Formal Verification for Challenging Low-Power Designs | Jasper Design Automation | 27-May-2010 |
| What is formal verification? | Jasper Design Automation | 27-May-2010 |
| Cadence EDA360 Vision Paper | Cadence Design Systems, Inc. | 30-Apr-2010 |
| ZeBu™: A Unified Verification Approach for Hardware Designers and Embedded Software Developers | Eve, Inc. | 22-Apr-2010 |
| Invarian Addresses Sign-Off Predictability Issues With Concurrent Analysis For Power, Voltage, Temperature, And Timing | Invarian | 16-Apr-2010 |
| Advanced Scgematic-Driven Layout Automation | SpringSoft, Inc. | 11-Mar-2010 |
| Challenges and Requirements for Power-Aware Degug | SpringSoft, Inc. | 11-Mar-2010 |
| Introducing Functional Qualification | SpringSoft, Inc. | 11-Mar-2010 |
| Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement | SiSoft | 05-Mar-2010 |
| Automated DRC Waiver Management | Mentor Graphics | 04-Feb-2010 |
| Combining Low Pin Count Test with Scan Compression Dramatically Reduces Test Interface and Cost | Mentor Graphics | 04-Feb-2010 |
| ENABLING ASSERTION BASED VERIFICATION | Zocalo Tech | 12-Jan-2010 |
| Deliver smarter products with requirements engineering. | IBM | 21-Dec-2009 |
| Address System-on-Chip Development Challenges with Enterprise Verification Management | IBM | 13-Nov-2009 |
| Automated Assembly and IP Integration Techniques for SoCs | Atrenta | 29-Oct-2009 |
| Verification of Multi-Clock Designs | Atrenta | 29-Oct-2009 |
| Employing Risk Management Techniques to Mitigate Technological and Market Pitfalls -- The Challenges and Realities of High-Performance and Low Power SoC Designs | Virage Logic | 19-Oct-2009 |
| Across the Great Divide… | Jasper Design Automation | 07-Oct-2009 |
| Advanced Schematic-Driven Layout Automation | SpringSoft, Inc. | 07-Oct-2009 |
| Solving Your Top Four Engineering Challenges | Open Text | 02-Oct-2009 |
| The economies of outsourcing | Verific Design Automation Inc. | 02-Oct-2009 |
| 3D Modeling and Analysis in EDA Applications | Spatial | 22-Sep-2009 |
| Advanced On-chip-variation Timing Analysis for Nanometer Designs, Part II | Incentia | 17-Sep-2009 |
| Enabling System-level Electrical Co-design for Mixed-Signal Systems | PhysWare | 09-Jul-2009 |
| Challenges and Requirements for Power-Aware Debug | SpringSoft, Inc. | 02-Jul-2009 |
| A Register Transfer Level Approach to Memory Built-in Self Test and Repair Insertion | Atrenta | 16-Jun-2009 |
| A Register Transfer Level Approach to Memory Built-in Self Test and Repair Insertion | Atrenta | 16-Jun-2009 |
| Automated Assembly and IP Integration Techniques for SoCs | Atrenta | 16-Jun-2009 |
| CHALLENGES AND REQUIREMENTS FOR POWER-AWARE DEBUG | SpringSoft, Inc. | 16-Jun-2009 |
| Combining Structural and Functional Verification Techniques to Improve Effective CDC Verification | Atrenta | 16-Jun-2009 |
| Constraints Management: Approach and Techniques for Preserving the Intent of Timing Constraints throughout the Design Flow | Atrenta | 16-Jun-2009 |
| Designing for Test at RTL | Atrenta | 16-Jun-2009 |
| Estimating Fault Coverage from RTL without Fault Simulation | Atrenta | 16-Jun-2009 |
| Facilitating At-speed Test at RTL | Atrenta | 16-Jun-2009 |
| GuideWare™ | Atrenta | 16-Jun-2009 |
| SpyGlass Application in an FPGA to ASIC Conversion | Atrenta | 16-Jun-2009 |
| Interconnect Delay Compensation in Timing Analysis for Designs Containing Multiple Voltage Domains | Incentia | 03-Jun-2009 |
| Physware's Parallelization Methodology | PhysWare | 27-May-2009 |
| The Interpretation of Non-Zero Mutual Resistances in PhysAPEX | PhysWare | 27-May-2009 |
| Data Security in Logic Non-Volatile Memory Technologies | Virage Logic | 20-May-2009 |
| Logic NVM Versus Embedded Flash Technology and Economic Tradeoffs | Virage Logic | 20-May-2009 |
| How to Improve Multisite Design Team Productivity in Uncertain Times | Cliosoft, Inc. | 23-Apr-2009 |
| 3D EM Simulation in the Design Flow of High-Speed Multi-Pin Connectors | CST-Computer Simulation Technology | 23-Mar-2009 |
| Comparison of BER Estimation Methods which Account for Crosstalk | SiSoft (Signal Integrity Software, Inc.) | 10-Mar-2009 |
| The Inefficiency of C++, Fact or Fiction? New | IAR Systems | 27-Jul-2010 |
| Tutorial: The Changing World of Signal Integrity - Challenges and Solutions Popular | AWR Corporation | 06-Feb-2008 |
| Coding Techniques for Bus Functional Models In Verilog, VHDL, and C++ Popular | SynaptiCAD, Inc. | 14-Dec-2007 |
| Timing (Analysis) is Everything: A How-To Guide for Timing Analysis Popular | SynaptiCAD, Inc. | 14-Dec-2007 |
| Advanced On-chip-variation Timing Analysis for Nanometer Designs Popular | Incentia | 27-Jun-2007 |
| EDA Survey Results Popular | Synopsys Inc. | 29-Jun-2006 |
| Using Signal Integrity Analysis to Achieve EMC Popular | SIGRITY, Inc. | 13-Apr-2006 |
| Hierarchical Static Timing Analysis at Bull with HiTas Popular | Avertec Inc. | 10-Jan-2006 |
| Transaction-Level Modelling and Debug of SoCs Popular | SpringSoft, Inc. | 03-Jan-2006 |
| Catching Complex Design Errors Using Predictive Analysis Popular | Atrenta | 01-Aug-2005 |
| "60nm and 90nm Interconnect Modeling Chalenges" Popular | OEA International, Inc. | 21-Dec-2004 |
| Going Beyond 32-bit - EDA Linux Computing Popular | Hewlett Packard | 01-Jun-2004 |
| A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings Popular | OEA International, Inc. | 10-Feb-2004 |
| Anatomy of a Signal Integrity Failure Popular | DesignCon | 02-Jan-2003 |
| Functional Verification Approach for Mixed Analog-Digital ASIC Design Popular | DesignCon | 02-Jan-2003 |
| Logic Analyzer Probing Techniques for High-Speed Digital Systems Popular | DesignCon | 02-Jan-2003 |
| Two Major Shifts Impacting Software Development Productivity | Spatial | 15-Jun-2010 |
| Accelerating CRCs on eSi-RISC with user-defined instructions | EnSilica Ltd | 10-Jan-2010 |
| System Verilog + OVM: Mitigating Verification Challenges & Maximizing Reusability | AppliedMicro (AMCC) | 23-Dec-2009 |
| Theory and Best Practice of RSA Compute Offload Processor Design | Crack Semiconductor | 19-Dec-2009 |
| LTE EPC: Drivers and Bene fits o f Pre-Inte grate d F rame works VERSION | RadiSys | 02-Dec-2009 |
| The Enea System Manager | RadiSys | 02-Dec-2009 |
| Design Philosophy and Methodology | Shax Engineering and Systems | 28-Nov-2009 |
| A Low-Cost Task Specific Solution for IO Pad-Ring and Package Net List Construction | SIGRITY, Inc. | 27-Nov-2009 |
| Trends and Requirements for System-Level Design of Signal and Power Delivery | SIGRITY, Inc. | 27-Nov-2009 |
| Graphical Test Bench Generation | SynaptiCAD, Inc. | 18-Nov-2009 |
| 10 Tips for Successful SOC Design | Tensilica | 14-Nov-2009 |
| Cut DSP Development Time – Get High Performance From C, No Assembly Required | Tensilica | 14-Nov-2009 |
| High-Volume nano FPGAs | Actel Corporation | 03-Nov-2009 |
| The formal verification market is still untapped | Olivier Coudert | 22-Oct-2009 |
| Automated low-power design flow is up for grabs | Olivier Coudert | 07-Oct-2009 |
| Verification Intellectual Property (VIP) Best Practices Interoperability Guide. | Acellera | 05-Oct-2009 |
| High-Performance, High-Precision Memory Characterization | Altos | 28-Jul-2009 |
| Small but Deadly : The Life Cycle of an I/O Bug | Duolog Technologies | 10-Jul-2009 |
Best Paper Award at DesignCon -
A Simple Via Experiment | SiSoft (Signal Integrity Software, Inc.) | 25-Feb-2009 |
| Design of ST planar integrated inductors based on INFINISCALE flow | InfiniScale® | 21-Jan-2009 |
| Efficient model-based analog circuits sizing | InfiniScale® | 21-Jan-2009 |
| Process Optimization | Ingenuus Software Inc. | 21-Jan-2009 |
| OSCI TLM2.0 Standard Compliance –Why Bother? | Jeda Technologies, Inc. | 17-Jan-2009 |
| A study of the thermal characterization of a high – performance flip chip package | Endicott Interconnect Technologies | 02-Jan-2009 |
| An Experimental and Computational Study of the Current Carrying Capacity of High Performance PWB Interconnections | Endicott Interconnect Technologies | 02-Jan-2009 |
| Laser Micromachining of Barium Titanate (BaTiO3)-Epoxy Nanocomposite-Based Flexible/Rollable Capacitors: New Approach for Making Library of Capacitors | Endicott Interconnect Technologies | 02-Jan-2009 |
| Resin Coated Copper Capacitive (RC3) Nanocomposites for Multilayer Embedded Capacitors | Endicott Interconnect Technologies | 02-Jan-2009 |
| Addressing 3D Packaging Challenges | SIGRITY, Inc. | 17-Dec-2008 |
| Enabling Predictable Low Power Design and Implementation | Cadence Design Systems, Inc. | 17-Dec-2008 |
| Efficient Noise Analysis for Complex Non-Periodic Analog/RF Blocks | Berkeley Design Automation, Inc. | 12-Dec-2008 |
| A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings | OEA International, Inc. | 07-Dec-2008 |
| A dynamic hardware video processing platform | Andraka Consulting Group Inc | 04-Dec-2008 |
| An Onboard Processor and Adaptive Scanning Controller for the Second-Generation Precipitation Radar | Andraka Consulting Group Inc | 04-Dec-2008 |
| Building a High Performance Bit Serial Processor in an FPGA | Andraka Consulting Group Inc | 04-Dec-2008 |
| FIR Filter Fits in an FPGA using a Bit Serial Approach | Andraka Consulting Group Inc | 04-Dec-2008 |
| High Performance Digital Down-Converters for FPGAs | Andraka Consulting Group Inc | 04-Dec-2008 |
| Unveiling the next generation in substrate Technology | Amkor Technology, Inc. | 03-Dec-2008 |
| Analog & Mixed Signal IC Debug: A high precision ADC application | Dolphin Integration | 01-Dec-2008 |
| A Practical Guide to Low-Power Design -- User Experience with CPF | Power Forward Initiative | 26-Nov-2008 |
| Parallelization using Polyhedral Analysis | ACE Associated Compiler Experts bv | 25-Nov-2008 |
| The Many Flavors of Low-Power, Low-Cost FPGAs | Actel Corporation | 25-Nov-2008 |
| An Efficient, Interactive Optimization Solution for Analog and RF | AWR Corporation | 10-Nov-2008 |
| AWR VSS 2006 Offers A Comprehensive, Specification-Compliant Solution for WiMAX Systems Design | AWR Corporation | 10-Nov-2008 |
| SPIRAL INDUCTOR MODELING ON RFICs | AWR Corporation | 10-Nov-2008 |
| Advanced Virtual Platform Validation Methodology | Jeda Technologies, Inc. | 06-Nov-2008 |
| Does ESL really need to be that hard to use? | Jeda Technologies, Inc. | 06-Nov-2008 |
| SystemVerilog Testbench Debug And Analysis | Cypress Semiconductor | 06-Oct-2008 |
| Mobileye Chooses Virage Logic for EyeQ -Game-like interfaces | Virage Logic | 27-Sep-2008 |
| Crosstalk Analysis of a System Based on XAUI HMZd Evaluation Backplane Data | SiSoft (Signal Integrity Software, Inc.) | 24-Sep-2008 |
| Design-for-Variability | Teklatech | 26-Aug-2008 |
| Trace Recording and Performance Analysis XC/XC2000 family, based on TantinoXC | Hitex Development Tools | 18-Aug-2008 |
| The Voice of the Customer - Process Integration and Traceability through Requirements Management | ENOVIA | 31-Jul-2008 |
| Signal Integrity and Timing Analysis Simulation Reuse | Signal Integrity Software, Inc. (SiSoft) | 28-Jul-2008 |
| A Power Integrity Wall Folloes the Power Wall! | Anasim® Corp. | 24-Jul-2008 |
| Straightforward IP Integration with IP-XACT RTL-TLM Switching | Evatronix S.A. | 15-Jul-2008 |
| Record-Breaking - 1 day with PROC Board does more then 256 PCs * 14 days. | GIDEL | 01-May-2008 |
| Features and Implementation of High-Performance 667Mbs and 800Mbs DDRII Memory Systems | SiSoft (Signal Integrity Software, Inc.) | 10-Apr-2008 |
| How to Back Annotate in ORCAD after re-sequencing is done in Allegro Layout. | Baykal Technology, Inc. | 04-Apr-2008 |
| How to transfer Schematics Properties from ORCAD to Allegro Layout Software | Baykal Technology, Inc. | 04-Apr-2008 |
| Counting the Picoseconds: Integrating Timing, Signal and Power Integrity Analysis | SiSoft (Signal Integrity Software, Inc.) | 24-Mar-2008 |
| Demonstration of SerDes Modeling using the Algorithmic Model Interface (AMI) Standard | SiSoft (Signal Integrity Software, Inc.) | 24-Mar-2008 |
| Exploration of Deterministic Jitter Distributions | SiSoft (Signal Integrity Software, Inc.) | 24-Mar-2008 |
| System Level Timing Closure using HSPICE | SiSoft (Signal Integrity Software, Inc.) | 24-Mar-2008 |
| Development Of A Development Of A Real-Time Simulation System | Applied Dynamics International | 19-Mar-2008 |
| Distributed HIL Simulation | Applied Dynamics International | 19-Mar-2008 |
| Predictor Methods in Real-time Simulation | Applied Dynamics International | 19-Mar-2008 |
| Test Automation with the ADvantage Simulation Framework | Applied Dynamics International | 19-Mar-2008 |
| A Low Complexity Method for Detecting Configuration Upset in SRAM Based FPGAs | Andraka Consulting Group Inc | 18-Mar-2008 |
| AN ULTRA-LOW POWER SUBBAND-BASED ELECTRONIC STETHOSCOPE | AMI Semiconductor | 16-Mar-2008 |
| LOW-POWER IMPLEMENTATION OF AN HMM-BASED SOUND ENVIRONMENT CLASSIFICATION ALGORITHM FOR HEARING AID APPLICATION | AMI Semiconductor | 16-Mar-2008 |
| Real-Time Cardiac Arrhythmia Detection Using WOLA Filterbank Analysis of EGM Signals | AMI Semiconductor | 16-Mar-2008 |
| Ultra-Low-Power Application Development with RCore C and Assembler | AMI Semiconductor | 16-Mar-2008 |
| Practical Multi-Gigahertz Clocks for ASIC and COT Designs | Multigig, Inc. | 14-Mar-2008 |
| Power Integrity and Energy aware Floor Planning | Anasim® Corp. | 20-Feb-2008 |
| Drowsy Caches: Simple Techniques for Reducing Leakage Power | ARM Inc | 08-Feb-2008 |
| Thread-level Parallelism and Interactive Performance of Desktop Applications | ARM Inc | 08-Feb-2008 |
| A Conservative Extension of Synchronous Dataflow with State Machines | Esterel Technologies | 17-Jan-2008 |
| Certified Development Tools Implementation in Objective Caml | Esterel Technologies | 17-Jan-2008 |
| Open Software Development Platforms for Safety Critical Applications in the Rail/Transportation Domain | Esterel Technologies | 17-Jan-2008 |
| Semantics of S.S.M (Safe State Machine) | Esterel Technologies | 17-Jan-2008 |
| The Synchronous Dataflow Programming Language LUSTRE | Esterel Technologies | 17-Jan-2008 |
| Type-Based Initialization Analysis Of A Synchronous Data-Flow Language | Esterel Technologies | 17-Jan-2008 |
| A compact Microstrip Stepped-Impedance Resonator and Filter (Microwave Journal) | Ansoft LLC | 16-Jan-2008 |
| A Miniaturized GaAs MMIC Bandpass Filter for the 5 GHz Band (Microwave Journal) | Ansoft LLC | 16-Jan-2008 |
| Protocol Dictates Requirements For RFID ICs (Microwaves & RF) | Ansoft LLC | 16-Jan-2008 |
| View From The Top (Microwave Product Digest) | Ansoft LLC | 16-Jan-2008 |
| Debug Automation Backgrounder | SpringSoft, Inc. | 07-Jan-2008 |
| Visibility Enhancement for Simulation Methodology Backgrounder | SpringSoft, Inc. | 07-Jan-2008 |
| Visibility Enhancement Technology for Simulation | SpringSoft, Inc. | 07-Jan-2008 |
| Interfacing VHDL and Verilog Designs to C++ Models | SynaptiCAD, Inc. | 14-Dec-2007 |
| Adding Video to SOCs: The Diamond 388VDO Video Engine | Tensilica | 08-Oct-2007 |
| Automated Configurable Processor Design Flow (PDF) | Tensilica | 08-Oct-2007 |
| Building a Multi-Issue DSP with Configurable Processor Technology | Tensilica | 08-Oct-2007 |
| Configurable Processors: What, Why, How? | Tensilica | 08-Oct-2007 |
| Developing a High-Performance, Programmable MPEG-4 Decoder by Adding a Programmable SIMD Engine to a Configurable, Extensible Microprocessor | Tensilica | 08-Oct-2007 |
| Diamond Standard Series Architecture White Paper (PDF) | Tensilica | 08-Oct-2007 |
| Flexible VDSL2 Datapath IP for SOC Designs Provides Ready Access to the VDSL2 chip market | Tensilica | 08-Oct-2007 |
| Low-Power, Low-Overhead, High-Fidelity Digital Sound for SOCs: Tensilica’s HiFi 2 Audio Engine | Tensilica | 08-Oct-2007 |
| Processor Core Power Specs: A Cautionary Tale | Tensilica | 08-Oct-2007 |
| Tensilica Xtensa LX Processor with Vectra LX By BDTI | Tensilica | 08-Oct-2007 |
| Why High MHz Does Not Mean High Performance | Tensilica | 08-Oct-2007 |
| XPRES Compiler: Triple-Threat Solution to Code Performance Challenges | Tensilica | 08-Oct-2007 |
| XPRES White Paper: Rapid SOC Development using Automatically Generated Processors | Tensilica | 08-Oct-2007 |
| Xtensa Architecture White Paper (PDF) | Tensilica | 08-Oct-2007 |
| Verilog Test Suites | Verific Design Automation Inc. | 06-Oct-2007 |
| Assertion-Based Hardware Debugging - presented at DVCon | SpringSoft, Inc. | 03-Oct-2007 |
| Design and Debug with Advanced Languages: Challenges and Opportunities for SystemVerilog- presented at DVCon | SpringSoft, Inc. | 03-Oct-2007 |
| Complex Register Verification Utilizing RVM Based Register Abstraction Layer (RAL) | Cypress Semiconductor | 30-Sep-2007 |
| Avoiding the Pitfalls of Polymorphism Or How to build an Extendable Verification Environment | IBM | 27-Sep-2007 |
| 60 GHz Transceiver IC Design Using High-Mobility .15-micron GaAs Process | Ansoft LLC | 30-Aug-2007 |
| Refference Flow For High-Speed Serial Interconnect Design | Ansoft LLC | 30-Aug-2007 |
| RFID Radio Circuit Design in CMOS | Ansoft LLC | 30-Aug-2007 |
| Flash Support for XC166 with XC_Flasher / Usage and Interface of Flash Control DLL (fxc_cntrl.dll) | Hewlett Packard | 18-Aug-2007 |
| Resolving EMI Problems with Good Power Delivery Strategy | Huawei Technologies | 16-Aug-2007 |
| Advancement in HPC Improves Engineering and Electronic Cooling Simulations | Appro International | 06-Aug-2007 |
| Altium Corporate Profile (PDF) | Altium Limited | 26-Jun-2007 |
| Altium Designer Feature Set Summary | Altium Limited | 26-Jun-2007 |
| Why Choose Altium Designer | Altium Limited | 26-Jun-2007 |
| Why Partner with Altium | Altium Limited | 26-Jun-2007 |
| Leakage Power and PowerTheater | Sequence Design, Inc. | 14-Jun-2007 |
| Next-Generation Electrical Noise Analysis | Berkeley Design Automation, Inc. | 04-Jun-2007 |
| Precision Circuit Analysis Products | Berkeley Design Automation, Inc. | 04-Jun-2007 |
| Precision Circuit Analysis™ Technology | Berkeley Design Automation, Inc. | 04-Jun-2007 |
| 8051 IP Core | Tata Elxsi | 03-Jun-2007 |
| LIN eVC | Tata Elxsi | 03-Jun-2007 |
| Tata Elxsi Bridge (AHB to APB Bridge) | Tata Elxsi | 03-Jun-2007 |
| Lead-Free Now! | Samtec, Inc. | 02-Jun-2007 |
| Selecting memory controller for DSP systems | Mirabilis Design Inc. | 01-Jun-2007 |
| Using virtual system prototyping to evaluate VME platforms | Mirabilis Design Inc. | 01-Jun-2007 |
| Accelerating Integration with Verastream Host Integrator | Attachmate Corporation. | 30-May-2007 |
| Attachmate Verastream Host Integrator Architecture and Best Practices | Attachmate Corporation. | 30-May-2007 |
| From Fluid Dynamics to Business Performance | Appro International | 24-May-2007 |
| 1-SOURCE™ Virtuall Prototyping for Embedded Systems Design | VaST | 18-Apr-2007 |
| Software Driven Embedded Systems Design | VaST | 18-Apr-2007 |
| VaST Systems Technology Corporation - Powering Embedded Design Innovation | VaST | 18-Apr-2007 |
| Virtualized Software Development - Manifesto | VaST | 18-Apr-2007 |
| AN200701-01A On the DC resistance of printed circuit board ground plane. | Sysacom R&D plus inc. | 07-Apr-2007 |
| An Electromagnetic Time-Harmonic Analysis of Shielded Microstrip Circuits | Sonnet Software, Inc. | 05-Apr-2007 |
| Characteristic Impedance - A New Definition of Characteristic Impedance | Sonnet Software, Inc. | 05-Apr-2007 |
| De-embedding - A De-Embedding Algorithm for Electromagnetics | Sonnet Software, Inc. | 05-Apr-2007 |
| Planar Electromagnetic Analysis | Sonnet Software, Inc. | 05-Apr-2007 |
| Planar Electromagnetic Software - Personal Reflections (Microwave Journal: Mar 2005 Cover) | Sonnet Software, Inc. | 05-Apr-2007 |
| GDSII to OASIS conversion: Performance and Analysis | SoftJin Technologies Private Limited | 04-Apr-2007 |
| System Verification for Reconfigurable Processor based Systems using SystemC | SoftJin Technologies Private Limited | 04-Apr-2007 |
| Implementation Independent Design of a Digital Imaging Algorithm Using Behavioral Synthesis | Forte Design Systems | 21-Mar-2007 |
| Metrics-based Behavioral Design | Forte Design Systems | 21-Mar-2007 |
| ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.6 | Multigig, Inc. | 13-Mar-2007 |
| New Generation of EDA Tools Can Significantly Improve Low Power Design | Atrenta | 06-Mar-2007 |
| Architecting, Designing, Implementing, and Verifying Low-Power Digital Integrated Circuits | Cadence Design Systems, Inc. | 20-Feb-2007 |
| Bluespec SystemVerilog for IP Delivery and Effective RTL Debug | Bluespec, Inc. | 14-Feb-2007 |
| Fast Yield-Driven Fracture for Variable Shaped-Beam Mask Writing | Blaze DFM, Inc. | 14-Feb-2007 |
| Lens Aberration-Aware Timing-Driven Placement | Blaze DFM, Inc. | 14-Feb-2007 |
| BVCER – Increased Operating Voltage for SiGe HBTs | austriamicrosystems USA, Inc. | 09-Feb-2007 |
| High Voltage CMOS technologies for robust System-on-Chip design | austriamicrosystems USA, Inc. | 09-Feb-2007 |
| Understanding Integrated Hall Effect Rotary Encoders | austriamicrosystems USA, Inc. | 09-Feb-2007 |
| Visibility Enhancement for Full-Chip Simulation | Novas | 22-Jan-2007 |
| SystemVerilog Assertion Backgrounder | SpringSoft, Inc. | 04-Jan-2007 |
| Practical Applications of Data Abstraction Techniques for Embedded Systems Debug | SpringSoft, Inc. | 13-Dec-2006 |
| Visibility Enhancement for Silicon Debug | SpringSoft, Inc. | 13-Dec-2006 |
| Transaction-based Debug of PCI Express Embedded SoC Platforms | SpringSoft, Inc. | 12-Dec-2006 |
| Airborne Direct Georeferencing of Frame Imagery: An Error Budget | SimWright, Inc. | 05-Dec-2006 |
| Coordinate Design and Information System (CDIS) Technology | SiteComp, Inc. | 05-Dec-2006 |
| Geospecific 3D Stereo Imagery for Rapid Low Cost GIS Data Collection | SimWright, Inc. | 05-Dec-2006 |
| Integrating Remotely Sensed Imagery And Information for Transportation | SimWright, Inc. | 05-Dec-2006 |
| IR Drop in High-Speed IC Packages and PCBs | SIGRITY, Inc. | 15-Nov-2006 |
| Assertion-Based Verification: Choosing the Right Solution | Atrenta | 25-Oct-2006 |
| Do your Chips a Favor! Manage your Constraints!! | Atrenta | 25-Oct-2006 |
| Estimating Fault Coverage from RTL without Fault Simulation | Atrenta | 25-Oct-2006 |
| Atrenta® Predictive Development: Reducing Risk and Enhancing Innovation in Complex System Development | Atrenta | 25-Oct-2006 |
| Combining Structural and Functional Verification Techniques to Improve Effective CDC Verification | Atrenta | 25-Oct-2006 |
| Designing for test at RTL | Atrenta | 25-Oct-2006 |
| Low Power Design: Implications and Options | Atrenta | 25-Oct-2006 |
| Managing and Measuring RTL Development Progress | Atrenta | 25-Oct-2006 |
| Total Quality Management: Manual Systems Aren’t Enough | Atrenta | 25-Oct-2006 |
| A Practical Approach to Process Corner Models of Interconnect RC Extraction | National Semiconductor Corporation | 05-Oct-2006 |
| RTL Coding Technique for Better Coverage | Cypress Semiconductors India Private Limited | 30-Sep-2006 |
| Automatic MilkyWay Technology File Generation | Cypress Semiconductor | 28-Sep-2006 |
| Critical Paths Verification and Debugging with PrimeTime Advanced Features | National Semiconductor Corporation | 26-Sep-2006 |
| QUALITY OF SILICON | Cadence Design Systems, Inc. | 13-Sep-2006 |
| Accelerating System Performance Using ESL Design Tools and | Celoxica | 12-Sep-2006 |
| Custom Algorithm to an FPGA System Component | Celoxica | 12-Sep-2006 |
| Implementing Floating-Point DSP | Celoxica | 12-Sep-2006 |
| Rapidly Design Custom FPGA Components Without the | Celoxica | 12-Sep-2006 |
| The economies of outsourcing | Verific Design Automation Inc. | 31-Aug-2006 |
| EDA story so far... | SoftJin Technologies Private Limited | 21-Aug-2006 |
| Mixed-Signal Design and Verification, Static or Dynamic | Cypress Semiconductor | 11-Aug-2006 |
| The Love/Hate Relationship with DDR SDRAM Controllers | MOSAID Virtual Silicon | 19-Jul-2006 |
| Has Your Known Good Die Died? | Inapac Technology Inc. | 18-Jul-2006 |
| Design Closure Crisis | Athena | 13-Jun-2006 |
| A 13 Weeks project in just 1 week, for less then $2K. | GIDEL | 01-May-2006 |
| A Dynamically Reconfigurable Processor for Dataflow Graph Execution. | GIDEL | 01-May-2006 |
| Rapid inductance modeling and netlist reduction boosts RFIC design | Edxact | 24-Apr-2006 |
| Recent Developments in Polyimide-Based Planar Capacitor Laminates | SIGRITY, Inc. | 13-Apr-2006 |
| 2003 IEEE JSSC Paper: Precise Delay Generation Using Coupled Oscillators | True Circuits, Inc. | 06-Mar-2006 |
| New Design Comprehension Solution: Visibility Enhancement Technology for Simulation, Emulation and Prototyping | Novas | 06-Mar-2006 |
| A Codeless BIST Processor for Embedded Test and insystem | Intellitech | 02-Mar-2006 |
| A Fast Access Controller for In-System Programming of FLASH Memory Devices | Intellitech | 02-Mar-2006 |
| An Embedded Test and Configuration Processor for Self-Testable and Field Re-Configurable Systems | Intellitech | 02-Mar-2006 |
| Infrastructure IP for Configuration and Test of Boards and Systems | Intellitech | 02-Mar-2006 |
| Infrastructure IP for Programming and Test of in-system Memory Devices | Intellitech | 02-Mar-2006 |
| Laker 3 | Silicon Canvas | 16-Feb-2006 |
| Novas Verdi Helps Navigate Unfamiliar Territory to Achieve IC Design Harmony: From 1st Hire to 1st Tapeout in 8 Months | SpringSoft, Inc. | 07-Feb-2006 |
| SigmaTel Relies on Verdi Debug System As Critical Element in Verification Strategy | SpringSoft, Inc. | 07-Feb-2006 |
| A systematic development of virtual components compatible to standard ICs | Evatronix S.A. | 06-Feb-2006 |
| Developing the concept of hardware modeling to enhance verification process in virtual component design | Evatronix S.A. | 06-Feb-2006 |
| Developing the concept of hardware modeling to enhance verification process in virtual component design | Evatronix S.A. | 06-Feb-2006 |
| Development of a configurable microcontroller core | Evatronix S.A. | 06-Feb-2006 |
| Use of Multi-Phase Stability Intervals to handle Crosstalk with the Timing | Avertec Inc. | 10-Jan-2006 |
| YAGLE, a Second Generation Functional Abstractor for CMOS VLSI Circuits | Avertec Inc. | 10-Jan-2006 |
| SILICON DESIGN CHAIN EXTENDS LOW POWER DESIGN COLLABORATION | Cadence Design Systems, Inc. | 09-Jan-2006 |
| Biological Effects of Microwaves: Thermal and Nonthermal Mechanisms* | A Report by an Independent Investigator | 12-Dec-2005 |
| CADENCE PHYSICAL VERIFICATION SYSTEM | Cadence Design Systems, Inc. | 02-Dec-2005 |
| Shorten and Simplify SoC Verification using a Generic eVC | Verilab | 28-Nov-2005 |
| Extending the Utility of 3-D Package Models into the Gigabit Range | Optimal Corp. | 03-Nov-2005 |
| Muscular Methods for Mammoth Designs | VaST | 23-Sep-2005 |
| Altium Corporate Brochure | Altium | 20-Sep-2005 |
| So what use are FPGAs – really? | Altium | 20-Sep-2005 |
| An Alternative Approach to Circuit Design and Assembly for High Speed Interconnections | SiliconPipe, Inc. | 16-Aug-2005 |
| Silicon Design Chain collaboration extends 90-nanometer low-power design into the mainstream | Silicon Design Chain | 16-Aug-2005 |
| MatrixOne Engineering Central™ | ENOVIA MatrixOne | 07-Jul-2005 |
| Comprehensive Solution Space Simulation and Analysis | SiSoft | 27-May-2005 |
| Design Analysis Reuse | SiSoft | 27-May-2005 |
| High-Speed Design Methodology | SiSoft | 27-May-2005 |
| Using VN-Spec™ with íManager™ | TransEDA | 14-Apr-2005 |
| A Fast Evaluation of Power Delivery System Input Impedance of Printed Circuit Boards with Decoupling Capacitors | SIGRITY, Inc. | 13-Apr-2005 |
| IR Drop in High-Speed IC Packages and PCBs | SIGRITY, Inc. | 13-Apr-2005 |
| On-Chip Power Integrity, Including Package Effects | SIGRITY, Inc. | 13-Apr-2005 |
| Computing in Reconfigurable Logic | Celoxica | 21-Mar-2005 |
| Designer 6.0 Release Notes | Silicon Canvas | 21-Mar-2005 |
| Handel-C for co-processing & co-design of Field Programmable System on Chip | Celoxica | 21-Mar-2005 |
| Handel-C for Hardware Design | Celoxica | 21-Mar-2005 |
| Hierarchy Technology - How Cohesion Designer Series applies Advanced Software Technology to Complex System Design | Silicon Canvas | 21-Mar-2005 |
| Introducing Software Paradigms in Hardware Design | Celoxica | 21-Mar-2005 |
| New Solutions for Reconfigurable Electronics | Celoxica | 21-Mar-2005 |
| Real World Experiences Designing For Mixed CPU + FPGA Systems | Celoxica | 21-Mar-2005 |
| SBS Tsunami White Paper | Celoxica | 21-Mar-2005 |
| The application of retiming to the synthesis of C based languages using the Celoxica DK Design Suite | Celoxica | 21-Mar-2005 |
| Automotive Electronics: Model-Based Development with Virtual Prototypes | VaST | 01-Mar-2005 |
| Design Process Changes Enabling Rapid Development | VaST | 01-Mar-2005 |
| Designing Systems on Chip | VaST | 01-Mar-2005 |
| Economics of Software-rich Chips | VaST | 01-Mar-2005 |
| Engineering Systems on a Chip | VaST | 01-Mar-2005 |
| Mixed Technology Systems | VaST | 01-Mar-2005 |
| Software-rich Chips | VaST | 01-Mar-2005 |
| Systems Engineering: Virtual Processor Modelling | VaST | 01-Mar-2005 |
| The Advent of the Virtual Processor Model | VaST | 01-Mar-2005 |
| The System Engineering Inflection Point | VaST | 01-Mar-2005 |
| Virtual Systems Prototyping Ensures Reusable Design Platforms | VaST | 01-Mar-2005 |
| Can IBIS Accurately Model SSO? | SiSoft | 25-Feb-2005 |
| Features and Implementation of High-Performance 667Mbs and 800Mbs | SiSoft | 25-Feb-2005 |
| Transaction-Level Modelling and Debug of SoCs | Novas | 03-Jan-2005 |
| Transaction-Level Modelling and Debug of SoCs | Novas | 03-Jan-2005 |
| System/Circuit Design and Analysis of an IEEE 802.11a RF CMOS Transceiver | Applied Wave Research, Inc. (AWR) | 15-Dec-2004 |
| Using Visual System Simulator 2004 Delivers Unique New Technology for RF Budget Analysis | Applied Wave Research, Inc. (AWR) | 15-Dec-2004 |
| 64GHz and 100GHz VCOs in 90nm CMOS Using Optimum Pumping Method | Applied Wave Research, Inc. (AWR) | 01-Dec-2004 |
| CORDIC Algorithm Implemented as a Virtual Component | Evatronix S.A. | 26-Nov-2004 |
| Development of a configurable microcontroller core | Evatronix S.A. | 26-Nov-2004 |
| Selecting PLLs for ASIC Applications Requires Tradeoffs | True Circuits, Inc. | 28-Oct-2004 |
| Mobilize - Power Islands: The Evolving Topology of SoC Power Management | Virtual Silicon | 27-Oct-2004 |
| EMPOWERING DESIGN FOR QUALITY OF SILICON | Cadence Design Systems, Inc. | 13-Sep-2004 |
| Encounter Test Diagnostics Methodology Overview | Cadence Design Systems, Inc. | 13-Sep-2004 |
| MANAGING SIGNAL INTEGRITY IN NANOMETER | Cadence Design Systems, Inc. | 13-Sep-2004 |
| ROUTING REQUIREMENTS FOR THE NANOMETER ERA | Cadence Design Systems, Inc. | 13-Sep-2004 |
| Downstream Thermal Implications of Component Placement | Flomerics | 10-Aug-2004 |
| 2002 ISD Magazine Article: Hidden Complexities of PLLs Are Revealed | True Circuits, Inc. | 15-Jul-2004 |
| Ten Steps to a Successful DSP Core Integration | StarCore | 04-Jun-2004 |
| Software Brings EE's and ME's Together for Collaborative Design of High-Density PCBs - FLO/PCB Technology White Paper | Flomerics | 19-Apr-2004 |
| Going Beyond 32-bit - EDA Linux Computing | hp | 12-Apr-2004 |
| 2003 IEEE JSSC Paper: Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL | True Circuits, Inc. | 09-Apr-2004 |
| Crossing the Abyss | Paradigm Works Inc. | 06-Apr-2004 |
| Digital to Analog Conversion using Delta – Sigma Conversion Technique | Kongu Engineering College | 06-Apr-2004 |
| 17GHz and 24GHz LNA Designs based on Extended-S-parameter with Microstrip-on-Die in 0.18 µm Logic CMOS Technology | Applied Wave Research, Inc. (AWR) | 19-Jan-2004 |
| Silicon Design Chain Cooperation Enables Nanometer Chip Design | Cadence Design Systems and TSMC | 16-Jan-2004 |
| ISSCC 24.2 slides | True Circuits, Inc. | 15-Jul-2003 |
| A Combined Hardware-Software Approach for Low-Power SoCs: | DesignCon | 02-Jan-2003 |
