|
In order to achieve the timing goals needed in their ASIC designs, many engineers decide to include phase-locked loops (PLLs). Phase-locked loops have a number of desirable properties that include the ability to multiply clock frequencies, correct clock duty cycles, and cancel out clock distribution delays.
|
||||||
|
||||||
|
||||||
