|
As any ASIC designer knows all to well, the pressure is relentless to develop larger chips with more functions (including analog) and to deliver in record time. Fabs keep making smaller geometry processes which allows for more transistors per unit area, but this does not make the design easier. And then there is the cost of a mask set, which also continues to escalate to unbelievable levels.
|
||||||
|
||||||
|
||||||
