All Categories : Technical Papers : Tensilica Papers Bookmark and Share

Title : How to Minimize Energy Consumption while Maximizing ASIC and SOC Performance
Company : Tensilica
File Name : Xenergy_Tensilica.pdf
Size : 129992
Type : application/pdf
Date : 12-May-2009
Downloads : 13

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Optimizing a design for energy at an application and system level has the potential to cut processor and local-memory energy requirements by as much as half in many cases through intelligent design trade-offs. The amount of power savings made at the early architectural level far outweighs any potential power savings that might be made later at the RTL or physical design levels.
User Reviews More Reviews Review This File


 Featured Video
 Editorial
 Jobs
Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
 Upcoming Events
EDA Consortium 2012 Spring Members Meeting at Silicon Valley Bank 3005 Tasman Drive Santa Clara CA - May 31, 2012
DAC 2012 at San Francisco CA - Jun 3 - 7, 2012
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy