All Categories : Technical Papers : White Papers Bookmark and Share

Title : Ultra-Low Power? Think Multi-ASIP SoC!
Company : Target Compiler Technologies N.V.
Date : 27-Dec-2008
Downloads : 9

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

This paper reviews architectural strategies for the design of ultra-low power systems-on-chip. Drawing from experience in power-critical markets like hearing instruments, we contend that multi-processor SoC (MPSoC) architectures must be heterogeneous and based on application-specific processors (ASIPs), in order to meet the ultra-low power requirements of next-generation telecom and multi-media systems.
User Reviews More Reviews Review This File
Calypto Low Power Whitepaper

Aldec -Taking Verification to the next level


 Featured Video
 Editorial
 Jobs
Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
 Upcoming Events
EDA Consortium 2012 Spring Members Meeting at Silicon Valley Bank 3005 Tasman Drive Santa Clara CA - May 31, 2012
DAC 2012 at San Francisco CA - Jun 3 - 7, 2012
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy