All Categories : EDA Utilities Bookmark and Share

Title : Automated Response Generation for IP Based Subsystem Verification
Company : Synopsys Inc.
File Name : ezell_paper.pdf
Size : 77004
Type : application/pdf
Date : 29-Sep-2006
Downloads : 25

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Featured Paper by Tony Ezell

This paper describes a method for producing automated constrained random responses to write and read requests in support of functional verification of an IP based subsystem. This approach can reduce the overall effort expended on verification by enabling full use of constrained random verification techniques. This method yields high productivity by enabling test writers to focus on constrained random stimulus development rather than manually creating response scenarios.
User Reviews More Reviews Review This File
Atrenta Spring Clean!


 Featured Video
 Editorial
 Jobs
Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
 Upcoming Events
EDA Consortium 2012 Spring Members Meeting at Silicon Valley Bank 3005 Tasman Drive Santa Clara CA - May 31, 2012
DAC 2012 at San Francisco CA - Jun 3 - 7, 2012
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy