|
TestBencher Pro is a system level verification tool that generates bus-functional models and testbenches from language independent timing diagrams. The generated testbenches are capable reacting to the simulation so that the testbench functions as a behavioral model of the environment in which the system being tested will operate. Generates code for Verilog, VHDL, and SystemC.
|
|||||||||
|
|||||||||
|
|||||||||
