Title : Simulation and Synthesis Techniques for Asynchronous Company : Sunburst Design, Inc. Date : 21-Sep-2006 Downloads : 30

Rate This File 5 Stars 4 Stars 3 Stars 2 Stars 1 Star

FIFOs are often used to safely pass data from one clock domain to another asynchronous clock domain. Using a FIFO to pass data from one clock domain to another clock domain requires multi-asynchronous clock design techniques. There are many ways to design a FIFO wrong. There are many ways to design a FIFO right but still make it difficult to properly synthesize and analyze the design. This paper will detail one method that is used to design, synthesize and analyze a safe FIFO between different clock domains using Gray code pointers that are synchronized into a different clock domain before testing for "FIFO full" or "FIFO empty" conditions. The fully coded, synthesized and analyzed RTL Verilog model (FIFO Style #1) is included.

---

User Reviews

More Reviews

Review This File