All Categories : EDA Utilities Bookmark and Share

Title : POWER ANALYSIS FLOW FOR SoC
Company : STMicroelectronics
File Name : menon_paper.pdf
Size : 252691
Type : application/pdf
Date : 30-Sep-2007
Downloads : 48

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Featured Paper by Shibu Menon

The ever-growing importance of energy consumption of SoC’s have brought about a stage where power sign-off assumes as critical an importance as timing sign-off. This calls for a dedicated power analysis flow, where at each stage of the design, efficient power calculation techniques are used to keep track of power consumption in SoC’s. Various stages in the Architecture-to-GDSII flow calls for different types of power estimates.
User Reviews More Reviews Review This File
Calypto Low Power Whitepaper

Aldec -Taking Verification to the next level


 Featured Video
 Editorial
 Jobs
Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
 Upcoming Events
EDA Consortium 2012 Spring Members Meeting at Silicon Valley Bank 3005 Tasman Drive Santa Clara CA - May 31, 2012
DAC 2012 at San Francisco CA - Jun 3 - 7, 2012
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy