All Categories : EDA Utilities Bookmark and Share

Title : Migrating to DFT Max
Company : STMicroelectronics
File Name : chiang_paper.pdf
Size : 165529
Type : application/pdf
Date : 30-Sep-2007
Downloads : 21

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Featured Paper by Teh Chih Chiang

Shrinking process technology has reduced the effectiveness of the traditional Stuck-at fault model as a tool to maintain high defect coverage. For high defect coverage, it is now mandatory to include Bridging-fault and Transition-fault models. In the complex SOCs that engineers are designing today, they are using substantially more flip-flops in a design than they’ve ever used. All these flip-flops translate to longer scan chains and more test data. The solution to control test cost and still maintain high detection of defect coverage is “compression.”
User Reviews More Reviews Review This File

 Featured Video
 Editorial
 Jobs
Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
 Upcoming Events
EDA Consortium 2012 Spring Members Meeting at Silicon Valley Bank 3005 Tasman Drive Santa Clara CA - May 31, 2012
DAC 2012 at San Francisco CA - Jun 3 - 7, 2012
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy