|
This paper looks at the trade-offs between power, cooling and performance involved in packaging the Cell Broadband Engine, multi-core graphics processor, and associated bridge chip on a PCI ExpressTM card together with large amounts of memory. In particular, it examines AC and DC power distribution over twenty domains, PCI Express compliance, and timing specification for a DDR2 interface.
|
||||||
|
||||||
|
||||||
