All Categories : Technical Papers Bookmark and Share

Title : On-Chip Power Integrity, Including Package Effects
Company : SIGRITY, Inc.
Date : 13-Apr-2005
Downloads : 103

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

[SoC] SoCcentral Online Articles, March 14, 2005
On-chip power integrity effects and their influence on the entire power delivery system have become a major concern in the design of large and complex high-speed SoC designs. Today's extreme design challenges require a complete power-aware solution that encompasses the global effects of the entire power delivery system, including the realistic effects of the package and the PC board on the functional operation of the IC. Written by Dr. Fang and John Kane.
User Reviews More Reviews Review This File

 Featured Video
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy