|
This paper discusses an overall system level power integrity design flow and a specific approach that streamlines PCB decap optimization. The flow utilized took a Chip Power Model (CPM) and included this in system level simulations that assure performance compared to target impedance.
|
|
|||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||