All Categories : Articles and Success Stories Bookmark and Share

Title : CAE Flow in the Development for the Digital Equipments
Company : SIGRITY, Inc.
Date : 17-Dec-2008
Downloads : 5

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

This paper discusses an overall system level power integrity design flow and a specific approach that streamlines PCB decap optimization. The flow utilized took a Chip Power Model (CPM) and included this in system level simulations that assure performance compared to target impedance.
User Reviews More Reviews Review This File

 Featured Video
 Editorial
 Jobs
Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
 Upcoming Events
EDA Consortium 2012 Spring Members Meeting at Silicon Valley Bank 3005 Tasman Drive Santa Clara CA - May 31, 2012
DAC 2012 at San Francisco CA - Jun 3 - 7, 2012
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy