|
This article discusses critical design trade-offs and obstacles that must be overcome to ensure a successful FPGA implementation for radar pulse compression. In addition, it discloses the development of a general-purposed intellectual property (IP) FPGA core for pulse compression.
|
||||||
|
||||||
|
||||||
