All Categories : Technical Papers : White Papers Bookmark and Share

Title : A Virtual Reality Camera Design with 16 Full HD Video Inputs Sharing a Single DRAM Chip
Company : Ocean Logic Pty Ltd
Date : 06-Sep-2016
Downloads : 9

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Blueprint for the design of a virtual reality camera recording and compressing 16 full HD (1080p) simultaneously sharing a single DDR3 DRAM chip with 16 bits data bus. Both I and P frames are used thanks to the reference frame compression with Compressed Frame Store (CFS) technology.
User Reviews More Reviews Review This File

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Support Engineer for EDA Careers at Freemont, CA
SoC Design Engineer for Intel at Santa Clara, CA
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy