|
Abstract—The demands of computational lithography are increasing as Moore’s Law drives IC generations from 65nm through 45nm to 32nm and beyond. To achieve results for RET processing with reasonable turnaround times, large scale parallelization and hardware acceleration are being applied to computational lithography tasks.
|
||||||
|
||||||
|
||||||
