All Categories : Technical Papers Bookmark and Share

Title : STIL Verifier: Post-Silicon Functional Test Automation within Cadence Incisive
Company : Globetech Solutions
Date : 26-Jul-2011
Downloads : 0

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Earlier this year, Globetech Solutions announced STIL Verifier, the industry’s fastest route from functional verification to functional silicon test and debug. STIL Verifier aims at extending verification capabilities into the post-silicon validation domain. Its goal is also to leverage verification environment constructs, process data, and design knowledge to increase effectiveness and reduce cost during debug, validation, and volume test of semiconductor devices.
User Reviews More Reviews Review This File
Looking at STIL - stevebr - Report As Inappropriate

 Featured Video
 Editorial
 Jobs
Design Environment Flow Architect, location Nijmegen for NXP Semiconductors at Nijmegen, Netherlands
Sr. Applications Engineer for SpringSoft USA, Inc. at San Jose, CA
Technical R&D Manager for SpringSoft USA, Inc. at San Jose, CA
 Upcoming Events
SNUG United Kingdom at Hilton Reading Hotel Drake Way Reading United Kingdom - May 24, 2012
The Top Five Challenges to Effective Cost Controls at The Carlton Hotel. 88 Madison Avenue (between 28th & 29th Street). NY - May 24, 2012
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy