|
Featured Paper by Simon Hohenstern, Sonja Schneider, Bernhard Niemann Assertion-Based Verification (ABV) is considered a new methodology, having the potential to boost verification efficiency. The integration of assertions into the SystemVerilog language standard is the basis for the development of several commercial tools for assertion implementation, debugging, and simulation, like e.g. Synopsys VCS.
|
||||||
|
||||||
|
||||||
