|
This paper discusses a behavioral design methodology that allows designers to create hardware (ASIC, FPGA or SoC) from an arbitrary implementation independent C/C++ algorithm. Published and presented: March 8, 2005 at the Embedded Systems San Francisco Conference.
|
||||||
|
||||||
|
||||||
