|
Featured Paper by Eswar S Vadlamani, Chaitanya K Code coverage allows users to determine how thoroughly the source code of a VHDL or Verilog design is exercised. They give detailed information about the statements that are executed during simulation. The code coverage types usually includes line/block coverage, branch/path coverage, condition/expression coverage, event coverage, toggle coverage, state and arc/transition coverage for state machines.
|
||||||
|
||||||
|
||||||
