|
This paper examines the effects of several hardware characteristics on the performance of HDL event-based simulation. Using a Verilog and VHDL design suite of numerous design styles, sizes, and types, benchmark results are analyzed to determine the impact that CPU clock speed, cache sizes, and memory bus speed have on performance. The paper provides guidelines for choosing hardware for running either Linux or UNIX simulation farms.
|
|||||||||
|
|||||||||
|
|||||||||
