|
Power closure has moved to the forefront of design challenges for today’s chip projects. Leakage power increases with each new process generation. Smaller geometries enable more functionality to be fit into a smaller space, running at a higher speed. This creates exponential growth in power density, presenting a heat removal challenge for all types of design, especially high-speed applications that have never had to worry about power before.
|
||||||
|
||||||
|
||||||
